Stephan/solo_altera
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions
9,308 commits 2 branches 0 tags 40 MiB
Commit graph

131 commits

Author SHA1 Message Date
stephan
c2942c21c6 dorn_core: add documentation of the module interface 
git-svn-id: svn+ssh://asterix.ieap.uni-kiel.de/home/subversion/stephan/solo/eda@8057 bc5caf13-1734-44f8-af43-603852e9ee25
 2020-04-23 21:34:00 +00:00
stephan
4e44469e4d darena: fix dtime 
git-svn-id: svn+ssh://asterix.ieap.uni-kiel.de/home/subversion/stephan/solo/eda@8056 bc5caf13-1734-44f8-af43-603852e9ee25
 2020-04-19 13:07:14 +00:00
stephan
81d1184204 dorn_l3: sign extend the banana coefficients 
git-svn-id: svn+ssh://asterix.ieap.uni-kiel.de/home/subversion/stephan/solo/eda@8052 bc5caf13-1734-44f8-af43-603852e9ee25
 2020-04-17 00:14:53 +00:00
stephan
545faf1862 darena: fix ev_fifo, all data needs to be captured at valid 
git-svn-id: svn+ssh://asterix.ieap.uni-kiel.de/home/subversion/stephan/solo/eda@8051 bc5caf13-1734-44f8-af43-603852e9ee25
 2020-04-16 14:12:00 +00:00
stephan
92d14ea7d5 dorn_l1: use the correct threshold 
git-svn-id: svn+ssh://asterix.ieap.uni-kiel.de/home/subversion/stephan/solo/eda@8050 bc5caf13-1734-44f8-af43-603852e9ee25
 2020-04-16 13:36:36 +00:00
stephan
50be025286 dorn: fix division by zero error 
git-svn-id: svn+ssh://asterix.ieap.uni-kiel.de/home/subversion/stephan/solo/eda@8048 bc5caf13-1734-44f8-af43-603852e9ee25
 2020-04-15 19:57:53 +00:00
stephan
6b24f61781 darena: task sim_samples 
git-svn-id: svn+ssh://asterix.ieap.uni-kiel.de/home/subversion/stephan/solo/eda@8047 bc5caf13-1734-44f8-af43-603852e9ee25
 2020-04-15 19:56:13 +00:00
stephan
01e8250d44 dorn.v: thres addressing 
This is strange.  The Altera implementation seems to require
	threshold addresses 1,2,3 before -c 8040, instead of 0,1,2.  
	The fix -c 8040 does not work in simulation, obviously.  
	The old code was correct.  ww[] was indexed [8:1] directly by genvar c.
	The ww[] vector is not indexed from 0.  That may work for both 
	Altera and sim.  If this analysis is correct, we are in big 
	trouble with the Quartus 13 mapper.


git-svn-id: svn+ssh://asterix.ieap.uni-kiel.de/home/subversion/stephan/solo/eda@8041 bc5caf13-1734-44f8-af43-603852e9ee25
 2020-04-14 15:05:06 +00:00
stephan
7992bbcb6e dorn.v: fix thres addresses, counting from zero 
git-svn-id: svn+ssh://asterix.ieap.uni-kiel.de/home/subversion/stephan/solo/eda@8040 bc5caf13-1734-44f8-af43-603852e9ee25
 2020-04-14 08:53:32 +00:00
stephan
b64f46d8e5 dornpulse: typo 
git-svn-id: svn+ssh://asterix.ieap.uni-kiel.de/home/subversion/stephan/solo/eda@8028 bc5caf13-1734-44f8-af43-603852e9ee25
 2020-04-01 16:58:28 +00:00
stephan
2018194748 darena: 
add scangen
	scope.extrig(trigger)
	fix endianess of pha (LE, same as clock)
	delay sa_init, to allow for 8 det readout at 16MHz


git-svn-id: svn+ssh://asterix.ieap.uni-kiel.de/home/subversion/stephan/solo/eda@8025 bc5caf13-1734-44f8-af43-603852e9ee25
 2020-03-31 23:47:58 +00:00
stephan
82bef8d259 dorn: 
split darena.v from dorn.v
	rule to collect all Verilog sources in vsrc
	define WITH_* in Makefile and qsf


git-svn-id: svn+ssh://asterix.ieap.uni-kiel.de/home/subversion/stephan/solo/eda@8012 bc5caf13-1734-44f8-af43-603852e9ee25
 2020-03-20 03:01:34 +00:00
stephan
5ae2c37ad1 dorn_l3: allow for banana<1 
git-svn-id: svn+ssh://asterix.ieap.uni-kiel.de/home/subversion/stephan/solo/eda@8009 bc5caf13-1734-44f8-af43-603852e9ee25
 2020-03-17 00:13:26 +00:00
stephan
3f60c83be5 dorn_core: atrig_enable 
git-svn-id: svn+ssh://asterix.ieap.uni-kiel.de/home/subversion/stephan/solo/eda@8008 bc5caf13-1734-44f8-af43-603852e9ee25
 2020-03-16 23:40:15 +00:00
stephan
a5922a9459 dorn_core: atrig_enable 
git-svn-id: svn+ssh://asterix.ieap.uni-kiel.de/home/subversion/stephan/solo/eda@8007 bc5caf13-1734-44f8-af43-603852e9ee25
 2020-03-16 23:25:18 +00:00
stephan
9e2d748da7 dorn/l2,l3: optionally full or sparse condig memories 
git-svn-id: svn+ssh://asterix.ieap.uni-kiel.de/home/subversion/stephan/solo/eda@8006 bc5caf13-1734-44f8-af43-603852e9ee25
 2020-03-16 22:57:07 +00:00
stephan
fcb2c1ba1b dorn/l2,l3: optionally full or sparse condig memories 
git-svn-id: svn+ssh://asterix.ieap.uni-kiel.de/home/subversion/stephan/solo/eda@8005 bc5caf13-1734-44f8-af43-603852e9ee25
 2020-03-16 22:56:38 +00:00
stephan
1c487f7d4c darena dorn_l2: sparse L2 coefficient memory 
git-svn-id: svn+ssh://asterix.ieap.uni-kiel.de/home/subversion/stephan/solo/eda@8004 bc5caf13-1734-44f8-af43-603852e9ee25
 2020-03-16 16:49:42 +00:00
stephan
71ea056f39 darena: fix ADDR collision 
git-svn-id: svn+ssh://asterix.ieap.uni-kiel.de/home/subversion/stephan/solo/eda@8003 bc5caf13-1734-44f8-af43-603852e9ee25
 2020-03-16 16:35:41 +00:00
stephan
63a2ec6873 darena: gold 
git-svn-id: svn+ssh://asterix.ieap.uni-kiel.de/home/subversion/stephan/solo/eda@8002 bc5caf13-1734-44f8-af43-603852e9ee25
 2020-03-16 14:40:43 +00:00
stephan
2e7e3137cb dorn: 
fix ADC_DOUT connection in the test jig, 
	trigger on the newest sample.


git-svn-id: svn+ssh://asterix.ieap.uni-kiel.de/home/subversion/stephan/solo/eda@7995 bc5caf13-1734-44f8-af43-603852e9ee25
 2020-03-15 01:52:28 +00:00
stephan
4344a3458d pulser: avoid $readmemh warning 
git-svn-id: svn+ssh://asterix.ieap.uni-kiel.de/home/subversion/stephan/solo/eda@7985 bc5caf13-1734-44f8-af43-603852e9ee25
 2020-03-13 11:33:32 +00:00
stephan
711f7f90e4 darena: scope sim, target Altera 
git-svn-id: svn+ssh://asterix.ieap.uni-kiel.de/home/subversion/stephan/solo/eda@7983 bc5caf13-1734-44f8-af43-603852e9ee25
 2020-03-12 23:59:28 +00:00
stephan
d73b5432db dorn_divide: change module name to avoid clash with Altera lib 
git-svn-id: svn+ssh://asterix.ieap.uni-kiel.de/home/subversion/stephan/solo/eda@7982 bc5caf13-1734-44f8-af43-603852e9ee25
 2020-03-12 23:57:42 +00:00
stephan
2bc6837b8b darena: feature complete, next: target Altera 
git-svn-id: svn+ssh://asterix.ieap.uni-kiel.de/home/subversion/stephan/solo/eda@7977 bc5caf13-1734-44f8-af43-603852e9ee25
 2020-03-12 00:01:29 +00:00
stephan
378dd03885 dorn L3 
git-svn-id: svn+ssh://asterix.ieap.uni-kiel.de/home/subversion/stephan/solo/eda@7974 bc5caf13-1734-44f8-af43-603852e9ee25
 2020-03-11 04:29:32 +00:00
stephan
1870c3a72c darena: reset f_read 
git-svn-id: svn+ssh://asterix.ieap.uni-kiel.de/home/subversion/stephan/solo/eda@7973 bc5caf13-1734-44f8-af43-603852e9ee25
 2020-03-09 19:26:08 +00:00
stephan
7918193413 darena: dorn_l2 needs sim testing and fixing 
git-svn-id: svn+ssh://asterix.ieap.uni-kiel.de/home/subversion/stephan/solo/eda@7972 bc5caf13-1734-44f8-af43-603852e9ee25
 2020-03-08 23:44:21 +00:00
stephan
7c600a16e1 darena: dorn_l2 derandomizing buffer 
git-svn-id: svn+ssh://asterix.ieap.uni-kiel.de/home/subversion/stephan/solo/eda@7949 bc5caf13-1734-44f8-af43-603852e9ee25
 2020-03-03 02:28:51 +00:00
stephan
dd44f02f8e darena: core files 
git-svn-id: svn+ssh://asterix.ieap.uni-kiel.de/home/subversion/stephan/solo/eda@7946 bc5caf13-1734-44f8-af43-603852e9ee25
 2020-03-02 11:11:22 +00:00
stephan
ae5244bd72 darena with dorn l1, dac, pulser, hk and sample readout 
git-svn-id: svn+ssh://asterix.ieap.uni-kiel.de/home/subversion/stephan/solo/eda@7944 bc5caf13-1734-44f8-af43-603852e9ee25
 2020-03-01 22:53:54 +00:00