since we do not need than many addresses with these simple
dacs, just use the extra address lines of the PA ADC
git-svn-id: svn+ssh://asterix.ieap.uni-kiel.de/home/subversion/stephan/solo/eda@8826 bc5caf13-1734-44f8-af43-603852e9ee25
When two adjacent channels got `hit` at the same time, the second channel was
sending the magic twice. The magic was loaded/`valid` but the `word[]` was not
reset.
git-svn-id: svn+ssh://asterix.ieap.uni-kiel.de/home/subversion/stephan/solo/eda@8565 bc5caf13-1734-44f8-af43-603852e9ee25
The frontend discriminator inverts the input signal. The (inverting)
discriminator driver is omittted and replaced by a 2:1 divider.
This patch allows to receive very short LOW pulses on the FPGA input, i.e.,
very short HIGH input pulses at the connector.
Short HIGH pulses at the FPGA input will be missed if they are not seen by a
negedge on sclk (200MHz).
Long pulses (>5ns) of either polarity are captured. The polarity config can be
used to select the active egde. Negative (FPGA) edges are seen up to 5ns
earlier than positive edges.
git-svn-id: svn+ssh://asterix.ieap.uni-kiel.de/home/subversion/stephan/solo/eda@8439 bc5caf13-1734-44f8-af43-603852e9ee25
NMRENA v2 boards are ready for 10LC25 FPGAs, which have six fewer IO pins.
The GB1 barometer does not fit.
This version includes a driver for the preamp slow control via the nm64_lvds
adapter board. The new onboard LVDS driver must be omited, the input connected
to one output on the fottprint. The outher output must be connected to an
apropriate power for the LDVS drivers on the adapter.
git-svn-id: svn+ssh://asterix.ieap.uni-kiel.de/home/subversion/stephan/solo/eda@8375 bc5caf13-1734-44f8-af43-603852e9ee25
The 10LC24E144 provides six more GND pins instead of IO.
The AIO pins are repurposed for IOs that need to be relocated.
AIO[6] is placed on a spare pin 8, that becomes available with
RESERVE_FLASH_NCE_AFTER_CONFIGURATION.
AOI[5] is driving an LVDS driver to CONN20-ATx[5-,6+].
AIO[7:8] are dropped. The GB1 port is disabled.
CONN20-ATx[7,8] are connected to ARM Ains with NTC pullup.
TODO next: TARGET_10LC25
git-svn-id: svn+ssh://asterix.ieap.uni-kiel.de/home/subversion/stephan/solo/eda@8277 bc5caf13-1734-44f8-af43-603852e9ee25
nm/genable is a register that selects channels that reset the global
delta time counter. Channels not in this set show the delta time vs
a selected channel.
nm/genable is an alias for alt/cmd/double 0x246.
Those addresse previously caused a counter clear, ignoring two LSB of
the address. Counter clear without read is now limited to 0x244.
nm/enable selects which channels produce event output. The
nm/enable register changes semantics. Previously, deselected channels
were completely inactive. Now, channels cannot be masked from being
counted.
git-svn-id: svn+ssh://asterix.ieap.uni-kiel.de/home/subversion/stephan/solo/eda@8125 bc5caf13-1734-44f8-af43-603852e9ee25
16 DISC channels
1 extra DAC, with 4 nCE select bits (confs[15:12])
nmhertz does not need nmbaro (.rpt omited)
git-svn-id: svn+ssh://asterix.ieap.uni-kiel.de/home/subversion/stephan/solo/eda@7829 bc5caf13-1734-44f8-af43-603852e9ee25
