VERILOG=/usr/local/bin/iverilog
#VERILOG=/usr/bin/iverilog

VERILOGFLAGS = -v -Wall -Wno-timescale -DSIMULATION $($*_FLAGS) $(IVLFLAGS)
%.vvp: %.v
	$(VERILOG) $(VERILOGFLAGS) -o $@ $^

vcd/%.lxt: %.vvp
	$< -lxt2 | tee $*.log

.PRECIOUS: vcd/%.lxt vcd/%.vcd

VPATH=.:../../hetept/altera:../../altera:../../altera/actel:\
../../altera/mega:../../irena/altera/adc128:../../sirena/altera

QUARTUS=/usr/local/quartus/altera13.1/quartus
export PATH:=$(PATH):$(QUARTUS)/bin
QDIR=quartus

MAPFLAGS = $(patsubst %, --verilog_macro="%",$($*_MAPDEFS) $(MAPDEFS))

$(QDIR)/%.rbf: %.qpf %.qsf %.sdc %.v 
	quartus_map $(*_MAPFLAGS) $(MAPFLAGS) $<
	quartus_fit $<
	quartus_asm $<
	quartus_sta $<
	grep -i warning $(QDIR)/$*.*.rpt | grep -v 'truncated value with size 32 ' > $*.warnings

$(QDIR)/meps_ana.rbf: meps_ana.v sfilter.v adc128s102.v hkadc.v \
	spififo.v conf_reg.v serializer.v itof.v actel.v secondcyclone.v 

meps_ana.vvp: meps_ana_test.v secondcyclone.v serializer.v \
    mem.v fifo.v hamming.v itof.v actel.v \
    sfilter.v adc128s102.v hkadc.v \
    pulser.v

meps_ana_FLAGS = -s meps_ana_test -DMEPS_ANA_TEST -DMEMSREDAC -DINFERRED_SRAM -Wno-portbind