b18ab4a5c9
git-svn-id: svn+ssh://asterix.ieap.uni-kiel.de/home/subversion/stephan/solo/eda@6133 bc5caf13-1734-44f8-af43-603852e9ee25
120 lines
17 KiB
Text
120 lines
17 KiB
Text
quartus/spwce4gse.asm.rpt:Info: Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings
|
|
quartus/spwce4gse.fit.rpt: 5. I/O Assignment Warnings
|
|
quartus/spwce4gse.fit.rpt:; Force Fitter to Avoid Periphery Placement Warnings ; Off ; Off ;
|
|
quartus/spwce4gse.fit.rpt:; I/O Assignment Warnings ;
|
|
quartus/spwce4gse.fit.rpt:Warning (20028): Parallel compilation is not licensed and has been disabled
|
|
quartus/spwce4gse.fit.rpt:Warning (15901): PLL "pll384:pll0|altpll:altpll_component|altpll_r273:auto_generated|pll1" has parameter clk1_counter set to C1 specified but port CLK[1] is not connected
|
|
quartus/spwce4gse.fit.rpt:Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
|
|
quartus/spwce4gse.fit.rpt:Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
|
|
quartus/spwce4gse.fit.rpt:Warning (176674): Following 7 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins.
|
|
quartus/spwce4gse.fit.rpt: Warning (176118): Pin "T2xData" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "T2xData(n)"
|
|
quartus/spwce4gse.fit.rpt: Warning (176118): Pin "T2xStrobe" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "T2xStrobe(n)"
|
|
quartus/spwce4gse.fit.rpt: Warning (176118): Pin "R2xData" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "R2xData(n)"
|
|
quartus/spwce4gse.fit.rpt: Warning (176118): Pin "R2xStrobe" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "R2xStrobe(n)"
|
|
quartus/spwce4gse.fit.rpt: Warning (176118): Pin "spi_sck" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "spi_sck(n)"
|
|
quartus/spwce4gse.fit.rpt: Warning (176118): Pin "clk_12" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "clk_12(n)"
|
|
quartus/spwce4gse.fit.rpt: Warning (176118): Pin "spi_mosi" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "spi_mosi(n)"
|
|
quartus/spwce4gse.fit.rpt:Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
|
|
quartus/spwce4gse.fit.rpt:Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
|
|
quartus/spwce4gse.fit.rpt:Warning (169177): 21 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
|
|
quartus/spwce4gse.fit.rpt:Warning (169064): Following 17 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
|
|
quartus/spwce4gse.fit.rpt:Info: Quartus II 32-bit Fitter was successful. 0 errors, 16 warnings
|
|
quartus/spwce4gse.map.rpt:; Tx_busy ; Output ; Warning ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
|
|
quartus/spwce4gse.map.rpt:; Tx_full ; Output ; Warning ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
|
|
quartus/spwce4gse.map.rpt:; Rx_busy ; Output ; Warning ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
|
|
quartus/spwce4gse.map.rpt:; Rx_brk ; Output ; Warning ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
|
|
quartus/spwce4gse.map.rpt:; Rx_attn ; Output ; Warning ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
|
|
quartus/spwce4gse.map.rpt:; r_fifo_push ; Output ; Warning ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
|
|
quartus/spwce4gse.map.rpt:; r_fifo ; Output ; Warning ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
|
|
quartus/spwce4gse.map.rpt:; halffull ; Output ; Warning ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
|
|
quartus/spwce4gse.map.rpt:; attn ; Output ; Warning ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
|
|
quartus/spwce4gse.map.rpt:Warning (20028): Parallel compilation is not licensed and has been disabled
|
|
quartus/spwce4gse.map.rpt:Warning (10335): Unrecognized synthesis attribute "synthesis" at ../../altera/serializer.v(188)
|
|
quartus/spwce4gse.map.rpt:Warning (10222): Verilog HDL Parameter Declaration warning at sologse48.v(55): Parameter Declaration in module "sologse48" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
|
|
quartus/spwce4gse.map.rpt:Warning (10222): Verilog HDL Parameter Declaration warning at sologse48.v(56): Parameter Declaration in module "sologse48" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
|
|
quartus/spwce4gse.map.rpt:Warning (10222): Verilog HDL Parameter Declaration warning at icucore.v(134): Parameter Declaration in module "pps_gen" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
|
|
quartus/spwce4gse.map.rpt:Warning (10222): Verilog HDL Parameter Declaration warning at icucore.v(135): Parameter Declaration in module "pps_gen" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
|
|
quartus/spwce4gse.map.rpt:Warning (10222): Verilog HDL Parameter Declaration warning at icucore.v(103): Parameter Declaration in module "icucore" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
|
|
quartus/spwce4gse.map.rpt:Warning (10222): Verilog HDL Parameter Declaration warning at icucore.v(104): Parameter Declaration in module "icucore" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
|
|
quartus/spwce4gse.map.rpt:Warning (10222): Verilog HDL Parameter Declaration warning at icucore.v(105): Parameter Declaration in module "icucore" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
|
|
quartus/spwce4gse.map.rpt:Warning (10222): Verilog HDL Parameter Declaration warning at icucore.v(106): Parameter Declaration in module "icucore" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
|
|
quartus/spwce4gse.map.rpt:Warning (10222): Verilog HDL Parameter Declaration warning at uart.v(443): Parameter Declaration in module "uart" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
|
|
quartus/spwce4gse.map.rpt:Warning (10222): Verilog HDL Parameter Declaration warning at uart.v(473): Parameter Declaration in module "uart" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
|
|
quartus/spwce4gse.map.rpt:Warning (10222): Verilog HDL Parameter Declaration warning at uart.v(477): Parameter Declaration in module "uart" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
|
|
quartus/spwce4gse.map.rpt:Warning (10222): Verilog HDL Parameter Declaration warning at uart.v(478): Parameter Declaration in module "uart" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
|
|
quartus/spwce4gse.map.rpt:Warning (10222): Verilog HDL Parameter Declaration warning at uart.v(479): Parameter Declaration in module "uart" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
|
|
quartus/spwce4gse.map.rpt:Warning (10222): Verilog HDL Parameter Declaration warning at uart.v(480): Parameter Declaration in module "uart" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
|
|
quartus/spwce4gse.map.rpt:Warning (10030): Net "ree[2]" at spwirena.v(74) has no driver or initial value, using a default initial value '0'
|
|
quartus/spwce4gse.map.rpt:Warning (10030): Net "rdd[2]" at spwirena.v(75) has no driver or initial value, using a default initial value '0'
|
|
quartus/spwce4gse.map.rpt:Warning (10034): Output port "T2xData" at spwirena.v(14) has no driver
|
|
quartus/spwce4gse.map.rpt:Warning (10034): Output port "T2xStrobe" at spwirena.v(15) has no driver
|
|
quartus/spwce4gse.map.rpt:Warning (10230): Verilog HDL assignment warning at spi_slave.v(97): truncated value with size 32 to match size of target (4)
|
|
quartus/spwce4gse.map.rpt:Warning (10230): Verilog HDL assignment warning at spi_slave.v(99): truncated value with size 32 to match size of target (4)
|
|
quartus/spwce4gse.map.rpt:Warning (10230): Verilog HDL assignment warning at spi_slave.v(254): truncated value with size 32 to match size of target (8)
|
|
quartus/spwce4gse.map.rpt:Warning (10230): Verilog HDL assignment warning at spi_slave.v(256): truncated value with size 32 to match size of target (8)
|
|
quartus/spwce4gse.map.rpt:Warning (10230): Verilog HDL assignment warning at packetfifo.v(70): truncated value with size 32 to match size of target (3)
|
|
quartus/spwce4gse.map.rpt:Warning (10230): Verilog HDL assignment warning at packetfifo.v(150): truncated value with size 32 to match size of target (10)
|
|
quartus/spwce4gse.map.rpt:Warning (10230): Verilog HDL assignment warning at packetfifo.v(171): truncated value with size 32 to match size of target (10)
|
|
quartus/spwce4gse.map.rpt:Warning (10230): Verilog HDL assignment warning at countbits.v(13): truncated value with size 32 to match size of target (5)
|
|
quartus/spwce4gse.map.rpt:Warning (10230): Verilog HDL assignment warning at countbits.v(13): truncated value with size 32 to match size of target (10)
|
|
quartus/spwce4gse.map.rpt:Warning (10230): Verilog HDL assignment warning at sologse48.v(69): truncated value with size 32 to match size of target (16)
|
|
quartus/spwce4gse.map.rpt:Warning (10230): Verilog HDL assignment warning at icucore.v(144): truncated value with size 32 to match size of target (10)
|
|
quartus/spwce4gse.map.rpt:Warning (10230): Verilog HDL assignment warning at icucore.v(155): truncated value with size 32 to match size of target (16)
|
|
quartus/spwce4gse.map.rpt:Warning (10230): Verilog HDL assignment warning at uart.v(52): truncated value with size 32 to match size of target (6)
|
|
quartus/spwce4gse.map.rpt:Warning (10230): Verilog HDL assignment warning at uart.v(91): truncated value with size 32 to match size of target (4)
|
|
quartus/spwce4gse.map.rpt:Warning (10230): Verilog HDL assignment warning at uart.v(139): truncated value with size 32 to match size of target (1)
|
|
quartus/spwce4gse.map.rpt:Warning (10230): Verilog HDL assignment warning at uart.v(348): truncated value with size 32 to match size of target (9)
|
|
quartus/spwce4gse.map.rpt:Warning (10230): Verilog HDL assignment warning at uart.v(361): truncated value with size 32 to match size of target (4)
|
|
quartus/spwce4gse.map.rpt:Warning (10230): Verilog HDL assignment warning at spwirena.v(260): truncated value with size 32 to match size of target (9)
|
|
quartus/spwce4gse.map.rpt:Warning (10230): Verilog HDL assignment warning at spwirena.v(271): truncated value with size 32 to match size of target (9)
|
|
quartus/spwce4gse.map.rpt:Warning (10230): Verilog HDL assignment warning at spwirena.v(272): truncated value with size 32 to match size of target (9)
|
|
quartus/spwce4gse.map.rpt:Warning (10230): Verilog HDL assignment warning at spwirena.v(273): truncated value with size 32 to match size of target (9)
|
|
quartus/spwce4gse.map.rpt:Warning (10230): Verilog HDL assignment warning at spwirena.v(274): truncated value with size 32 to match size of target (9)
|
|
quartus/spwce4gse.map.rpt:Warning (10230): Verilog HDL assignment warning at spwirena.v(275): truncated value with size 32 to match size of target (9)
|
|
quartus/spwce4gse.map.rpt:Warning (10230): Verilog HDL assignment warning at spwirena.v(276): truncated value with size 32 to match size of target (9)
|
|
quartus/spwce4gse.map.rpt:Warning (10230): Verilog HDL assignment warning at spwirena.v(277): truncated value with size 32 to match size of target (9)
|
|
quartus/spwce4gse.map.rpt:Warning (10230): Verilog HDL assignment warning at spwirena.v(278): truncated value with size 32 to match size of target (9)
|
|
quartus/spwce4gse.map.rpt:Warning (10230): Verilog HDL assignment warning at spwirena.v(279): truncated value with size 32 to match size of target (9)
|
|
quartus/spwce4gse.map.rpt:Warning (10230): Verilog HDL assignment warning at spwirena.v(280): truncated value with size 32 to match size of target (9)
|
|
quartus/spwce4gse.map.rpt:Warning (10230): Verilog HDL assignment warning at spwirena.v(346): truncated value with size 32 to match size of target (7)
|
|
quartus/spwce4gse.map.rpt:Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
|
|
quartus/spwce4gse.map.rpt:Warning (13034): The following nodes have both tri-state and non-tri-state drivers
|
|
quartus/spwce4gse.map.rpt: Warning (13035): Inserted always-enabled tri-state buffer between "LEFT[9]" and its non-tri-state driver.
|
|
quartus/spwce4gse.map.rpt: Warning (13035): Inserted always-enabled tri-state buffer between "LEFT[8]" and its non-tri-state driver.
|
|
quartus/spwce4gse.map.rpt: Warning (13035): Inserted always-enabled tri-state buffer between "LEFT[5]" and its non-tri-state driver.
|
|
quartus/spwce4gse.map.rpt: Warning (13035): Inserted always-enabled tri-state buffer between "LEFT[4]" and its non-tri-state driver.
|
|
quartus/spwce4gse.map.rpt: Warning (13035): Inserted always-enabled tri-state buffer between "LEFT[3]" and its non-tri-state driver.
|
|
quartus/spwce4gse.map.rpt: Warning (13035): Inserted always-enabled tri-state buffer between "LEFT[2]" and its non-tri-state driver.
|
|
quartus/spwce4gse.map.rpt: Warning (13035): Inserted always-enabled tri-state buffer between "LEFT[1]" and its non-tri-state driver.
|
|
quartus/spwce4gse.map.rpt: Warning (13035): Inserted always-enabled tri-state buffer between "LEFT[0]" and its non-tri-state driver.
|
|
quartus/spwce4gse.map.rpt:Warning (13039): The following bidir pins have no drivers
|
|
quartus/spwce4gse.map.rpt: Warning (13040): Bidir "LEFT[16]" has no driver
|
|
quartus/spwce4gse.map.rpt: Warning (13040): Bidir "LEFT[15]" has no driver
|
|
quartus/spwce4gse.map.rpt: Warning (13040): Bidir "LEFT[14]" has no driver
|
|
quartus/spwce4gse.map.rpt: Warning (13040): Bidir "LEFT[13]" has no driver
|
|
quartus/spwce4gse.map.rpt: Warning (13040): Bidir "LEFT[12]" has no driver
|
|
quartus/spwce4gse.map.rpt: Warning (13040): Bidir "LEFT[11]" has no driver
|
|
quartus/spwce4gse.map.rpt: Warning (13040): Bidir "LEFT[10]" has no driver
|
|
quartus/spwce4gse.map.rpt: Warning (13040): Bidir "LEFT[7]" has no driver
|
|
quartus/spwce4gse.map.rpt: Warning (13040): Bidir "LEFT[6]" has no driver
|
|
quartus/spwce4gse.map.rpt:Warning (13009): TRI or OPNDRN buffers permanently enabled
|
|
quartus/spwce4gse.map.rpt: Warning (13010): Node "LEFT[9]~synth"
|
|
quartus/spwce4gse.map.rpt: Warning (13010): Node "LEFT[8]~synth"
|
|
quartus/spwce4gse.map.rpt: Warning (13010): Node "LEFT[5]~synth"
|
|
quartus/spwce4gse.map.rpt: Warning (13010): Node "LEFT[4]~synth"
|
|
quartus/spwce4gse.map.rpt: Warning (13010): Node "LEFT[3]~synth"
|
|
quartus/spwce4gse.map.rpt: Warning (13010): Node "LEFT[2]~synth"
|
|
quartus/spwce4gse.map.rpt: Warning (13010): Node "LEFT[1]~synth"
|
|
quartus/spwce4gse.map.rpt: Warning (13010): Node "LEFT[0]~synth"
|
|
quartus/spwce4gse.map.rpt:Warning (13024): Output pins are stuck at VCC or GND
|
|
quartus/spwce4gse.map.rpt: Warning (13410): Pin "T2xData" is stuck at GND
|
|
quartus/spwce4gse.map.rpt: Warning (13410): Pin "T2xStrobe" is stuck at GND
|
|
quartus/spwce4gse.map.rpt:Warning (15901): PLL "pll384:pll0|altpll:altpll_component|altpll_r273:auto_generated|pll1" has parameter clk1_counter set to C1 specified but port CLK[1] is not connected
|
|
quartus/spwce4gse.map.rpt:Warning (21074): Design contains 4 input pin(s) that do not drive logic
|
|
quartus/spwce4gse.map.rpt: Warning (15610): No output dependent on input pin "RxData[2]"
|
|
quartus/spwce4gse.map.rpt: Warning (15610): No output dependent on input pin "RxStrobe[2]"
|
|
quartus/spwce4gse.map.rpt: Warning (15610): No output dependent on input pin "R2xData"
|
|
quartus/spwce4gse.map.rpt: Warning (15610): No output dependent on input pin "R2xStrobe"
|
|
quartus/spwce4gse.map.rpt:Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 87 warnings
|
|
quartus/spwce4gse.sta.rpt:Warning (20028): Parallel compilation is not licensed and has been disabled
|
|
quartus/spwce4gse.sta.rpt:Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
|