solo_altera/nm64/altera/Makefile
stephan 30717ed925 nm64/altera/make .fst
git-svn-id: svn+ssh://asterix.ieap.uni-kiel.de/home/subversion/stephan/solo/eda@9361 bc5caf13-1734-44f8-af43-603852e9ee25
2025-10-09 18:38:37 +00:00

103 lines
2.8 KiB
Makefile

VERILOG=/usr/local/bin/iverilog
#VERILOG=/usr/bin/iverilog
VERILOGFLAGS = -v -DSIMULATION $($*_FLAGS)
%.vvp:
$(VERILOG) $(VERILOGFLAGS) -o $@ $^
vcd/%.fst: %.vvp
$< -fst | tee $*.log
.PRECIOUS: vcd/%.fst
VPATH=.:../../altera:../../altera/mega:../../irena/altera:../../sirena/altera
NMRENA_SRC = nmrena.v scangen.v \
frontend.v frontend_test.v spi_slave.v spififo_sim.v conf_reg.v packetfifo.v \
ms5540c.v countbits.v \
nmuart.v uart.v fifo16.v nmbaro.v \
nmcounter.v itof.v mem.v utick.v \
ltc2656.v ads8688.v
nmrena.vvp: $(NMRENA_SRC)
nmrena_FLAGS = -snmrena_test -DNMRENA_TEST -DINFERRED_SRAM -DNMRENA_$(V) -DSLOW_CONTROL
nmhertz.vvp: $(NMRENA_SRC)
nmhertz_FLAGS = -snmrena_test -DNMRENA_TEST -DINFERRED_SRAM -DNMHERTZ
mustang.vvp: $(NMRENA_SRC)
mustang_FLAGS = -snmrena_test -DNMRENA_TEST -DINFERRED_SRAM -DMUSTANG
nm_mcs.vvp: $(NMRENA_SRC) nmmcs.v
nm_mcs_FLAGS = -snmrena_test -DNMRENA_TEST -DINFERRED_SRAM -DMCS
nmuart.vvp: nmuart.v uart.v conf_reg.v fifo16.v frontend_test.v
nmuart_FLAGS = -snmuart_test -DNMUART_TEST -DUART3MHZ
nmbaro.vvp: nmbaro.v frontend_test.v
nmbaro_FLAGS = -snmbaro_test -DNMBARO_TEST
nm64.vvp: nmcounter.v itof.v conf_reg.v mem.v frontend_test.v utick.v
nm64_FLAGS = -snm64_test -DNM64_TEST -DINFERRED_SRAM
ltc2656.vvp: ltc2656.v frontend_test.v
ltc2656_FLAGS = -sltc2656_test -DLTC2656_TEST
ads8688.vvp: ads8688.v frontend_test.v
ads8688_FLAGS = -sads8688_test -DADS8688_TEST
nmadc.vvp: ads8688.v frontend_test.v
nmadc_FLAGS = -snmadc_test -DADS8688_TEST
paadc.vvp: ads8688.v frontend_test.v conf_reg.v
paadc_FLAGS = -spaadc_test -DADS8688_TEST
mcs_pulse.vvp: nmmcs.v
mcs_pulse_FLAGS = -smcs_pulse_test -DMCS_PULSE_TEST
ifeq ($V,10)
QUARTUS=/usr/local/quartus/intelFPGA_lite/20.1/quartus
else
QUARTUS=/usr/local/quartus/altera13.1/quartus
#QUARTUS=/usr/local/quartus/altera9.1sp1/quartus
endif
export PATH:=$(PATH):$(QUARTUS)/bin:.
MAPFLGS = $(patsubst %, --verilog_macro="%",$($*_MAPDEFS))
ifneq ($V,)
%$V.qpf: %.qpf
ln $< $@
%$V.sdc: %.sdc
ln $< $@
endif
QDIR=quartus
$(QDIR)/%.rbf: %.qpf %.qsf %.sdc \
frontend.v spi_slave.v conf_reg.v packetfifo.v spififo.v
quartus_map $< $(MAPFLGS)
quartus_fit $<
quartus_asm $<
quartus_sta $<
grep -i warning $(QDIR)/$*.*.rpt > $*.warnings
$(QDIR)/nmrena$V.rbf: pll96.v nmrena.v scangen.v \
ms5540c.v countbits.v \
nmuart.v uart.v fifo16.v itof.v \
nmcounter.v mem.v ltc2656.v ads8688.v nmbaro.v
$(QDIR)/nmhertz$V.rbf: pll96.v nmrena.v scangen.v \
ms5540c.v countbits.v \
nmuart.v uart.v fifo16.v itof.v \
nmcounter.v mem.v ltc2656.v ads8688.v
$(QDIR)/mustang.rbf: pll96.v nmrena.v scangen.v \
ms5540c.v countbits.v \
nmuart.v uart.v fifo16.v itof.v \
nmcounter.v mem.v ltc2656.v ads8688.v nmbaro.v
$(QDIR)/nm_mcs$V.rbf: pll200.v nmmcs.v nmrena.v scangen.v \
ms5540c.v countbits.v \
nmuart.v uart.v fifo16.v itof.v \
nmcounter.v mem.v ltc2656.v ads8688.v