All solo/eda/*/altera/* from the subversion monorepo
  • Verilog 79.2%
  • Tcl 9.2%
  • TeX 7.9%
  • Makefile 1.7%
  • VHDL 1.4%
  • Other 0.6%
Find a file
Stephan I. Böttcher 60aae89495 move net decls before use
iverilog v13 is becoming picky about that.
parameter use before decl requires a patch.
2026-03-16 22:23:47 +01:00
adc/altera connect new reset ports in rb_schedule and trigger 2012-10-10 14:14:30 +00:00
ahepam/altera ahepam_ana_demo: fix c10 qsf 2024-02-21 12:19:27 +00:00
altera move net decls before use 2026-03-16 22:23:47 +01:00
arena/altera tarena: fix hk, drop msg, use pf_match_mask 2025-11-11 21:30:32 +00:00
cecederena/altera cecederena: 2016-07-17 19:41:49 +00:00
change4/altera sirena_ana: invert SCLK 2017-04-23 06:55:33 +00:00
cospi rpirena warnings: TWOTHR: L1 trigger counters for the second set of thr 2025-02-07 09:17:56 +00:00
dorn/altera move net decls before use 2026-03-16 22:23:47 +01:00
erena/altera erena: add epulser 2020-07-08 15:35:26 +00:00
flyrena/altera heteptdig gold 2018-02-23 23:28:15 +00:00
hetept/altera heteptdig datasheet: change of encoding low count rates 2020-12-03 20:53:06 +00:00
irena/altera move net decls before use 2026-03-16 22:23:47 +01:00
meps/altera meps_ana: test various descoping options 2019-10-26 22:47:31 +00:00
nm64/altera move net decls before use 2026-03-16 22:23:47 +01:00
pirena/altera pirena FPGA: add DAC for fi-preamps 2022-05-05 12:21:28 +00:00
sirena/altera memport/memread: fix clear 2024-05-22 08:44:05 +00:00
stein/altera step sim: flight nominal ix settings 2021-03-12 20:21:07 +00:00
sudoku/altera sudoku: untested optimization 2017-09-17 21:18:39 +00:00
µirena/altera spwsologse: recompile after 5 years 2023-03-20 12:54:55 +00:00
.gitignore stis: provide individual fifo outputs for thhor, log 2026-03-16 08:20:21 +01:00