thhor_crs/thhor_crs.sch

v 20220529 2
C 27600 40300 1 0 0 10CL25E144.sym
{
T 31740 45940 5 20 1 1 0 4 1
device=10CL025E144
T 31740 46540 5 20 1 1 0 4 1
description=ALTERA  CYCLONE 10
T 31740 45540 5 10 1 1 0 4 1
footprint=EQFP144
T 31840 43640 5 15 1 1 0 4 1
refdes=U1
T 27600 40300 5 10 0 1 0 0 1
value=10CL025E144
}
C 22700 43900 1 0 0 ATtiny404.sym
{
T 24600 46150 5 10 1 1 0 6 1
refdes=U2
T 23000 46350 5 10 0 0 0 0 1
device=ATtiny404
T 23000 46450 5 10 1 1 0 0 1
footprint=TSSOP_4_14
T 23000 46300 5 10 1 1 0 0 1
value=ATtiny824-XF
}
C 20300 46600 1 0 0 LDO-1.sym
{
T 21100 47700 5 10 0 1 0 0 1
device=LDO
T 20700 47400 5 10 1 1 0 1 1
refdes=XAVR
T 20700 47700 5 10 1 1 0 1 1
source=LDO+1.sch
T 21500 46900 5 10 1 1 0 0 1
parameter=R1:210kΩ
T 21500 46700 5 10 1 1 0 0 1
parameter=R2:120kΩ
}
C 22000 50700 1 0 0 gnd-1.sym
C 26100 52700 1 270 0 vcc-1.sym
C 26100 52400 1 270 0 vss-1.sym
C 21800 51800 1 90 0 generic-power.sym
{
T 21550 52000 5 10 0 1 90 3 1
net=Vprim:1
T 21550 52000 3 8 1 1 90 3 1
description=Vprim
}
C 26300 50800 1 270 0 generic-power.sym
{
T 26550 50600 5 10 0 1 270 3 1
net=Vdig:1
T 26550 50600 3 8 1 1 270 3 1
description=Vdig
}
N 26100 50600 26300 50600 4
C 26400 51800 1 90 0 gnd-1.sym
C 21200 43700 1 0 1 rs485-hd8.sym
{
T 20500 44500 5 10 0 0 0 6 1
device=RS485
T 20800 45500 5 10 1 1 0 6 1
refdes=U3
T 20500 45100 5 10 0 0 0 6 1
symversion=0.1
T 20700 43800 5 5 1 1 0 6 1
net=Vtiny:8
T 20200 43400 5 10 1 1 0 0 1
footprint=MSOP_3_8
T 20000 45700 5 10 1 1 0 0 1
value=ADM3061EBRM
}
N 21500 44800 21200 44800 4
N 21200 44100 22700 44100 4
{
T 22600 44150 5 8 1 1 0 6 1
netname=TxD
}
N 22700 44400 21700 44400 4
{
T 22600 44450 5 8 1 1 0 6 1
netname=RxD
}
N 21700 44400 21700 45100 4
N 21700 45100 21200 45100 4
C 24700 42400 1 0 0 io-1.sym
{
T 25600 42600 5 10 0 0 0 0 1
net=MISO:1
T 24900 43000 5 10 0 0 0 0 1
device=none
T 25200 42500 5 8 1 1 0 4 1
value=MISO
}
C 24900 44900 1 0 0 io-1.sym
{
T 25800 45100 5 10 0 0 0 0 1
net=MOSI:1
T 25100 45500 5 10 0 0 0 0 1
device=none
T 25400 45000 5 8 1 1 0 4 1
value=MOSI
}
C 22800 42400 1 0 1 io-1.sym
{
T 21900 42600 5 10 0 0 0 6 1
net=MOSI:1
T 22600 43000 5 10 0 0 0 6 1
device=none
T 22300 42500 5 8 1 1 0 4 1
value=MOSI
}
N 22800 42500 22700 42500 4
C 24900 45200 1 0 0 io-1.sym
{
T 25800 45400 5 10 0 0 0 0 1
net=MISO:1
T 25100 45800 5 10 0 0 0 0 1
device=none
T 25400 45300 5 8 1 1 0 4 1
value=MISO
}
C 24900 45500 1 0 0 io-1.sym
{
T 25800 45700 5 10 0 0 0 0 1
net=SCK:1
T 25100 46100 5 10 0 0 0 0 1
device=none
T 25400 45600 5 8 1 1 0 4 1
value=SCK
}
C 22800 42000 1 0 1 io-1.sym
{
T 21900 42200 5 10 0 0 0 6 1
net=SCK:1
T 22600 42600 5 10 0 0 0 6 1
device=none
T 22300 42100 5 8 1 1 0 4 1
value=SCK
}
N 22800 42100 22700 42100 4
C 27700 45600 1 0 1 io-1.sym
{
T 26800 45800 5 10 0 0 0 6 1
net=MOSI:1
T 27500 46200 5 10 0 0 0 6 1
device=none
T 27200 45700 5 8 1 1 0 4 1
value=MOSI
}
C 24900 44600 1 0 0 io-1.sym
{
T 25800 44800 5 10 0 0 0 0 1
net=ISP:1
T 25100 45200 5 10 0 0 0 0 1
device=none
T 25400 44700 5 8 1 1 0 4 1
value=ISP
}
C 21900 47700 1 270 0 generic-power.sym
{
T 22150 47500 5 10 0 1 270 3 1
net=Vtiny:1
T 22150 47500 3 8 1 1 270 3 1
description=Vtiny
}
C 22800 45700 1 90 0 generic-power.sym
{
T 22550 45900 5 10 0 1 90 3 1
net=Vtiny:1
T 22550 45900 3 8 1 1 90 3 1
description=Vtiny
}
C 21100 46500 1 0 0 gnd-1.sym
N 21200 46800 21200 46600 4
C 23700 40900 1 0 0 gnd-1.sym
N 23800 41200 23800 41000 4
C 23600 43400 1 0 0 generic-power.sym
{
T 23800 43650 5 10 0 1 0 3 1
net=Vtiny:1
T 23800 43650 3 8 1 1 0 3 1
description=Vtiny
}
N 23800 43400 23800 43600 4
C 25100 45800 1 90 0 gnd-1.sym
N 24800 45900 24900 45900 4
N 22800 45900 22700 45900 4
C 22700 44600 1 0 1 io-1.sym
{
T 21800 44800 5 10 0 0 0 6 1
net=nCS:1
T 22500 45200 5 10 0 0 0 6 1
device=none
T 22200 44700 5 8 1 1 0 4 1
value=nCS
}
N 21500 43800 21500 44800 4
C 22700 45500 1 0 1 io-1.sym
{
T 21800 45700 5 10 0 0 0 6 1
net=nSTATUS:1
T 22500 46100 5 10 0 0 0 6 1
device=none
T 22200 45600 5 6 1 1 0 4 1
value=nSTATUS
}
N 21500 44400 21200 44400 4
C 22700 45200 1 0 1 io-1.sym
{
T 21800 45400 5 10 0 0 0 6 1
net=CRCERR:1
T 22500 45800 5 10 0 0 0 6 1
device=none
T 22200 45300 5 6 1 1 0 4 1
value=CRCERR
}
C 27700 46200 1 0 1 io-1.sym
{
T 26800 46400 5 10 0 0 0 6 1
net=MISO:1
T 27500 46800 5 10 0 0 0 6 1
device=none
T 27200 46300 5 8 1 1 0 4 1
value=MISO
}
C 22700 44900 1 0 1 io-1.sym
{
T 21800 45100 5 10 0 0 0 6 1
net=nCONFIG:1
T 22500 45500 5 10 0 0 0 6 1
device=none
T 22200 45000 5 6 1 1 0 4 1
value=nCONFIG
}
C 24700 42800 1 0 0 io-1.sym
{
T 25600 43000 5 10 0 0 0 0 1
net=nCS:1
T 24900 43400 5 10 0 0 0 0 1
device=none
T 25200 42900 5 8 1 1 0 4 1
value=nCS
}
C 22700 41000 1 0 0 AT45DB081D-1.sym
{
T 23700 42600 5 10 1 1 0 4 1
refdes=U4
T 23000 43950 5 10 0 1 0 0 1
device=AT45DB081D
T 23700 42050 5 10 1 1 0 4 1
footprint=SOIC_150_8
T 23000 45200 5 10 0 0 0 0 1
symversion=1.0
T 23700 42350 5 10 1 1 0 4 1
value=AT45DB161E
}
C 22700 42700 1 90 0 generic-power.sym
{
T 22450 42900 5 10 0 1 90 3 1
net=Vtiny:1
T 22450 42900 3 8 1 1 90 3 1
description=Vtiny
}
C 22700 41500 1 90 0 generic-power.sym
{
T 22450 41700 5 10 0 1 90 3 1
net=Vtiny:1
T 22450 41700 3 8 1 1 90 3 1
description=Vtiny
}
N 20300 47300 20300 47500 4
C 22100 50300 1 0 0 sepic.sym
{
T 24050 52450 5 10 1 1 0 4 1
device=LT3580 Converter
T 24100 50750 5 10 1 1 0 4 1
refdes=XP
T 22750 52150 5 10 1 1 0 0 1
parameter=L2:32µH
T 22400 50400 5 10 1 1 0 0 1
parameter=RRT:100kΩ
}
C 24900 44000 1 0 0 io-1.sym
{
T 25800 44200 5 10 0 0 0 0 1
net=PEN:1
T 25100 44600 5 10 0 0 0 0 1
device=none
T 25400 44100 5 8 1 1 0 4 1
value=PEN
}
C 22100 52600 1 180 0 io-1.sym
{
T 21200 52400 5 10 0 0 180 0 1
net=PEN:1
T 21900 52000 5 10 0 0 180 0 1
device=none
T 21600 52500 5 8 1 1 180 4 1
value=PEN
}
N 27700 43900 27400 43900 4
{
T 27700 43925 5 5 1 1 0 6 1
netname=xclk
}
C 24100 48200 1 0 0 LDO-1.sym
{
T 24900 49300 5 10 0 1 0 0 1
device=LDO
T 24500 49000 5 10 1 1 0 1 1
refdes=XPLL
T 24500 49300 5 10 1 1 0 1 1
source=LDO+1.sch
T 25300 48500 5 10 1 1 0 0 1
parameter=R1:130kΩ
T 25300 48300 5 10 1 1 0 0 1
parameter=R2:120kΩ
}
C 24900 48100 1 0 0 gnd-1.sym
N 25000 48400 25000 48200 4
N 24100 48900 24100 49100 4
C 36100 48100 1 270 0 generic-power.sym
{
T 36350 47900 5 10 0 1 270 3 1
net=Vpll:1
T 36350 47900 3 8 1 1 270 3 1
description=Vpll
}
C 25700 49300 1 270 0 generic-power.sym
{
T 25950 49100 5 10 0 1 270 3 1
net=Vpll:1
T 25950 49100 3 8 1 1 270 3 1
description=Vpll
}
C 36100 42900 1 270 0 generic-power.sym
{
T 36350 42700 5 10 0 1 270 3 1
net=Vpll:1
T 36350 42700 3 8 1 1 270 3 1
description=Vpll
}
C 36100 45300 1 270 0 generic-power.sym
{
T 36350 45100 5 10 0 1 270 3 1
net=Vpll:1
T 36350 45100 3 8 1 1 270 3 1
description=Vpll
}
C 36100 47100 1 270 0 generic-power.sym
{
T 36350 46900 5 10 0 1 270 3 1
net=Vcore:1
T 36350 46900 3 8 1 1 270 3 1
description=Vcore
}
C 36100 43500 1 270 0 generic-power.sym
{
T 36350 43300 5 10 0 1 270 3 1
net=Vcore:1
T 36350 43300 3 8 1 1 270 3 1
description=Vcore
}
C 36100 42300 1 270 0 generic-power.sym
{
T 36350 42100 5 10 0 1 270 3 1
net=Vcore:1
T 36350 42100 3 8 1 1 270 3 1
description=Vcore
}
C 36100 41300 1 270 0 generic-power.sym
{
T 36350 41100 5 10 0 1 270 3 1
net=Vcore:1
T 36350 41100 3 8 1 1 270 3 1
description=Vcore
}
C 35200 40400 1 180 0 generic-power.sym
{
T 35000 40150 5 10 0 1 180 3 1
net=Vcore:1
T 35000 40150 3 8 1 1 180 3 1
description=Vcore
}
C 33400 40400 1 180 0 generic-power.sym
{
T 33200 40150 5 10 0 1 180 3 1
net=Vcore:1
T 33200 40150 3 8 1 1 180 3 1
description=Vcore
}
C 30200 40400 1 180 0 generic-power.sym
{
T 30000 40150 5 10 0 1 180 3 1
net=Vcore:1
T 30000 40150 3 8 1 1 180 3 1
description=Vcore
}
C 28800 40400 1 180 0 generic-power.sym
{
T 28600 40150 5 10 0 1 180 3 1
net=Vcore:1
T 28600 40150 3 8 1 1 180 3 1
description=Vcore
}
C 33800 48800 1 0 0 generic-power.sym
{
T 34000 49050 5 10 0 1 0 3 1
net=Vcore:1
T 34000 49050 3 8 1 1 0 3 1
description=Vcore
}
C 32200 48800 1 0 0 generic-power.sym
{
T 32400 49050 5 10 0 1 0 3 1
net=Vcore:1
T 32400 49050 3 8 1 1 0 3 1
description=Vcore
}
C 30200 48800 1 0 0 generic-power.sym
{
T 30400 49050 5 10 0 1 0 3 1
net=Vcore:1
T 30400 49050 3 8 1 1 0 3 1
description=Vcore
}
C 29400 48800 1 0 0 generic-power.sym
{
T 29600 49050 5 10 0 1 0 3 1
net=Vcore:1
T 29600 49050 3 8 1 1 0 3 1
description=Vcore
}
C 35200 48800 1 0 0 generic-power.sym
{
T 35400 49050 5 10 0 1 0 3 1
net=Vcore:1
T 35400 49050 3 8 1 1 0 3 1
description=Vcore
}
N 33800 49000 33800 48800 4
N 32800 49000 32800 48800 4
N 31200 49000 31200 48800 4
N 29400 49000 29400 48800 4
C 27500 42900 1 90 0 generic-power.sym
{
T 27250 43100 5 10 0 1 90 3 1
net=Vio:1
T 27250 43100 3 8 1 1 90 3 1
description=Vio
}
N 27500 43100 27700 43100 4
C 27700 44700 1 90 0 generic-power.sym
{
T 27450 44900 5 10 0 1 90 3 1
net=Vio:1
T 27450 44900 3 8 1 1 90 3 1
description=Vio
}
C 29200 40200 1 180 0 generic-power.sym
{
T 29000 39950 5 10 0 1 180 3 1
net=Vio:1
T 29000 39950 3 8 1 1 180 3 1
description=Vio
}
N 29000 40200 29000 40400 4
C 30600 40200 1 180 0 generic-power.sym
{
T 30400 39950 5 10 0 1 180 3 1
net=Vio:1
T 30400 39950 3 8 1 1 180 3 1
description=Vio
}
N 30400 40200 30400 40400 4
C 33600 40200 1 180 0 generic-power.sym
{
T 33400 39950 5 10 0 1 180 3 1
net=Vio:1
T 33400 39950 3 8 1 1 180 3 1
description=Vio
}
N 33400 40200 33400 40400 4
C 27700 47900 1 90 0 generic-power.sym
{
T 27450 48100 5 10 0 1 90 3 1
net=Vcore:1
T 27450 48100 3 8 1 1 90 3 1
description=Vcore
}
C 27700 47100 1 90 0 generic-power.sym
{
T 27450 47300 5 10 0 1 90 3 1
net=Vcore:1
T 27450 47300 3 8 1 1 90 3 1
description=Vcore
}
C 27700 42300 1 90 0 generic-power.sym
{
T 27450 42500 5 10 0 1 90 3 1
net=Vcore:1
T 27450 42500 3 8 1 1 90 3 1
description=Vcore
}
C 27700 41300 1 90 0 generic-power.sym
{
T 27450 41500 5 10 0 1 90 3 1
net=Vcore:1
T 27450 41500 3 8 1 1 90 3 1
description=Vcore
}
C 28600 40100 1 180 0 generic-power.sym
{
T 28400 39850 5 10 0 1 180 3 1
net=Vcore:1
T 28400 39850 3 8 1 1 180 3 1
description=Vcore
}
N 28400 40100 28400 40400 4
C 36100 41700 1 270 0 generic-power.sym
{
T 36350 41500 5 10 0 1 270 3 1
net=Vpll:1
T 36350 41500 3 8 1 1 270 3 1
description=Vpll
}
C 27500 41100 1 90 0 generic-power.sym
{
T 27250 41300 5 10 0 1 90 3 1
net=Vpll:1
T 27250 41300 3 8 1 1 90 3 1
description=Vpll
}
N 27500 41300 27700 41300 4
C 27700 47500 1 90 0 generic-power.sym
{
T 27450 47700 5 10 0 1 90 3 1
net=Vpll:1
T 27450 47700 3 8 1 1 90 3 1
description=Vpll
}
C 27600 48000 1 270 0 gnd-1.sym
N 27900 47900 27700 47900 4
C 27600 47600 1 270 0 gnd-1.sym
N 27900 47500 27700 47500 4
C 27600 43000 1 270 0 gnd-1.sym
N 27900 42900 27700 42900 4
C 27600 42400 1 270 0 gnd-1.sym
N 27900 42300 27700 42300 4
C 27600 41200 1 270 0 gnd-1.sym
N 27900 41100 27700 41100 4
C 29100 40300 1 0 0 gnd-1.sym
N 29200 40600 29200 40400 4
C 30500 40300 1 0 0 gnd-1.sym
N 30600 40600 30600 40400 4
C 32300 40300 1 0 0 gnd-1.sym
N 32400 40600 32400 40400 4
C 33500 40300 1 0 0 gnd-1.sym
N 33600 40600 33600 40400 4
C 33700 40300 1 0 0 gnd-1.sym
N 33800 40600 33800 40400 4
C 36200 41200 1 90 0 gnd-1.sym
N 35900 41300 36100 41300 4
N 32200 40200 32200 40400 4
C 32400 40200 1 180 0 generic-power.sym
{
T 32200 39950 3 8 1 1 180 3 1
description=Vio
T 32200 39950 5 10 0 1 180 3 1
net=Vio:1
}
C 36200 42200 1 90 0 gnd-1.sym
N 35900 42300 36100 42300 4
C 36200 42800 1 90 0 gnd-1.sym
N 35900 42900 36100 42900 4
C 36200 45400 1 90 0 gnd-1.sym
N 35900 45500 36100 45500 4
C 36200 48000 1 90 0 gnd-1.sym
N 35900 48100 36100 48100 4
C 36200 47200 1 90 0 gnd-1.sym
N 35900 47300 36100 47300 4
C 36400 45800 1 90 0 gnd-1.sym
C 36400 45600 1 90 0 gnd-1.sym
C 36400 45200 1 90 0 gnd-1.sym
C 35300 48900 1 180 0 gnd-1.sym
N 35200 48600 35200 48800 4
C 33700 48900 1 180 0 gnd-1.sym
N 33600 48600 33600 48800 4
C 32700 48900 1 180 0 gnd-1.sym
N 32600 48600 32600 48800 4
C 31100 48900 1 180 0 gnd-1.sym
N 31000 48600 31000 48800 4
C 29300 48900 1 180 0 gnd-1.sym
N 29200 48600 29200 48800 4
C 31600 44200 1 0 0 gnd-1.sym
C 27700 46400 1 0 1 io-1.sym
{
T 26800 46600 5 10 0 0 0 6 1
net=nSTATUS:1
T 27500 47000 5 10 0 0 0 6 1
device=none
T 27200 46500 5 6 1 1 0 4 1
value=nSTATUS
}
C 27700 45400 1 0 1 io-1.sym
{
T 26800 45600 5 10 0 0 0 6 1
net=nCONFIG:1
T 27500 46000 5 10 0 0 0 6 1
device=none
T 27200 45500 5 6 1 1 0 4 1
value=nCONFIG
}
C 36100 46200 1 0 0 io-1.sym
{
T 37000 46400 5 10 0 0 0 0 1
net=CRCERR:1
T 36300 46800 5 10 0 0 0 0 1
device=none
T 36600 46300 5 6 1 1 0 4 1
value=CRCERR
}
C 27700 46600 1 0 1 io-1.sym
{
T 26800 46800 5 10 0 0 0 6 1
net=nCS:1
T 27500 47200 5 10 0 0 0 6 1
device=none
T 27200 46700 5 8 1 1 0 4 1
value=nCS
}
C 34700 33500 1 270 1 dorn-adc.sym
{
T 35300 34300 5 10 1 1 270 6 1
source=dorn.sch
T 36000 34600 5 10 1 1 270 6 1
refdes=A
T 35850 33775 5 7 1 1 270 0 1
parameter=R4:∞
T 35250 33775 5 7 1 1 270 0 1
parameter=R7:∞
}
C 36400 36200 1 270 1 io-1.sym
{
T 36600 37100 5 10 0 0 270 6 1
net=SCKA:1
T 37000 36400 5 10 0 0 270 6 1
device=none
T 36500 36700 5 8 1 1 270 4 1
value=SCKA
}
N 36500 36200 36500 36400 4
C 36100 36200 1 270 1 io-1.sym
{
T 36300 37100 5 10 0 0 270 6 1
net=nCSA:1
T 36700 36400 5 10 0 0 270 6 1
device=none
T 36200 36700 5 8 1 1 270 4 1
value=nCSA
}
N 36200 36200 36200 36400 4
C 35800 36200 1 270 1 io-1.sym
{
T 36000 37100 5 10 0 0 270 6 1
net=DOUTA:1
T 36400 36400 5 10 0 0 270 6 1
device=none
T 35900 36700 5 8 1 1 270 4 1
value=DOUTA
}
N 35900 36200 35900 36400 4
C 35500 36200 1 270 1 io-1.sym
{
T 35700 37100 5 10 0 0 270 6 1
net=DINA:1
T 36100 36400 5 10 0 0 270 6 1
device=none
T 35600 36700 5 8 1 1 270 4 1
value=DINA
}
N 35600 36200 35600 36400 4
C 34600 34900 1 270 0 gnd-1.sym
N 34900 34800 34700 34800 4
C 34600 34400 1 270 0 gnd-1.sym
N 34900 34300 34700 34300 4
C 36900 35300 1 270 0 generic-power.sym
{
T 37150 35100 5 10 0 1 270 3 1
net=Vadc:1
T 37150 35100 3 8 1 1 270 3 1
description=Vadc
}
N 36900 35100 37100 35100 4
C 36900 34600 1 270 0 generic-power.sym
{
T 37150 34400 5 10 0 1 270 3 1
net=VccS:1
T 37150 34400 3 8 1 1 270 3 1
description=VccS
}
N 36900 34400 37100 34400 4
C 36900 34200 1 270 0 generic-power.sym
{
T 37150 34000 5 10 0 1 270 3 1
net=VssS:1
T 37150 34000 3 8 1 1 270 3 1
description=VssS
}
N 36900 34000 37100 34000 4
C 36500 33700 1 270 0 io-1.sym
{
T 36700 32800 5 10 0 0 270 0 1
net=SA0:1
T 37100 33500 5 10 0 0 270 0 1
device=none
T 36600 33200 5 8 1 1 270 4 1
value=SA0
}
N 36600 33700 36600 33500 4
C 36300 33700 1 270 0 io-1.sym
{
T 36500 32800 5 10 0 0 270 0 1
net=SA1:1
T 36900 33500 5 10 0 0 270 0 1
device=none
T 36400 33200 5 8 1 1 270 4 1
value=SA1
}
N 36400 33700 36400 33500 4
C 36100 33700 1 270 0 io-1.sym
{
T 36300 32800 5 10 0 0 270 0 1
net=SA2:1
T 36700 33500 5 10 0 0 270 0 1
device=none
T 36200 33200 5 8 1 1 270 4 1
value=SA2
}
N 36200 33700 36200 33500 4
C 35900 33700 1 270 0 io-1.sym
{
T 36100 32800 5 10 0 0 270 0 1
net=HKA3:1
T 36500 33500 5 10 0 0 270 0 1
device=none
T 36000 33200 5 8 1 1 270 4 1
value=HKA3
}
N 36000 33700 36000 33500 4
N 35800 33700 35800 33500 4
N 35600 33700 35600 33500 4
N 35400 33700 35400 33500 4
N 35200 33700 35200 33500 4
C 35700 33700 1 270 0 io-1.sym
{
T 35900 32800 5 10 0 0 270 0 1
net=HKA4:1
T 36300 33500 5 10 0 0 270 0 1
device=none
T 35800 33200 5 8 1 1 270 4 1
value=HKA4
}
C 35500 33700 1 270 0 io-1.sym
{
T 35700 32800 5 10 0 0 270 0 1
net=HKA5:1
T 36100 33500 5 10 0 0 270 0 1
device=none
T 35600 33200 5 8 1 1 270 4 1
value=HKA5
}
C 35100 33700 1 270 0 io-1.sym
{
T 35300 32800 5 10 0 0 270 0 1
net=HKA7:1
T 35700 33500 5 10 0 0 270 0 1
device=none
T 35200 33200 5 8 1 1 270 4 1
value=HKA7
}
N 36900 34800 37100 34800 4
C 36900 35000 1 270 0 generic-power.sym
{
T 37150 34800 5 10 0 1 270 3 1
net=Vadc:1
T 37150 34800 3 8 1 1 270 3 1
description=Vadc
}
C 31900 33500 1 270 1 dorn-adc.sym
{
T 32500 34300 5 10 1 1 270 6 1
source=dorn.sch
T 33200 34600 5 10 1 1 270 6 1
refdes=B
T 33050 33775 5 7 1 1 270 0 1
parameter=R4:∞
T 32450 33775 5 7 1 1 270 0 1
parameter=R7:∞
}
C 33600 36200 1 270 1 io-1.sym
{
T 33800 37100 5 10 0 0 270 6 1
net=SCKB:1
T 34200 36400 5 10 0 0 270 6 1
device=none
T 33700 36700 5 8 1 1 270 4 1
value=SCKB
}
N 33700 36200 33700 36400 4
C 33300 36200 1 270 1 io-1.sym
{
T 33500 37100 5 10 0 0 270 6 1
net=nCSB:1
T 33900 36400 5 10 0 0 270 6 1
device=none
T 33400 36700 5 8 1 1 270 4 1
value=nCSB
}
N 33400 36200 33400 36400 4
C 33000 36200 1 270 1 io-1.sym
{
T 33200 37100 5 10 0 0 270 6 1
net=DOUTB:1
T 33600 36400 5 10 0 0 270 6 1
device=none
T 33100 36700 5 8 1 1 270 4 1
value=DOUTB
}
N 33100 36200 33100 36400 4
C 32700 36200 1 270 1 io-1.sym
{
T 32900 37100 5 10 0 0 270 6 1
net=DINB:1
T 33300 36400 5 10 0 0 270 6 1
device=none
T 32800 36700 5 8 1 1 270 4 1
value=DINB
}
N 32800 36200 32800 36400 4
C 31800 34900 1 270 0 gnd-1.sym
N 32100 34800 31900 34800 4
C 31800 34400 1 270 0 gnd-1.sym
N 32100 34300 31900 34300 4
C 34100 35300 1 270 0 generic-power.sym
{
T 34350 35100 5 10 0 1 270 3 1
net=Vadc:1
T 34350 35100 3 8 1 1 270 3 1
description=Vadc
}
N 34100 35100 34300 35100 4
C 34100 34600 1 270 0 generic-power.sym
{
T 34350 34400 5 10 0 1 270 3 1
net=VccS:1
T 34350 34400 3 8 1 1 270 3 1
description=VccS
}
N 34100 34400 34300 34400 4
C 34100 34200 1 270 0 generic-power.sym
{
T 34350 34000 5 10 0 1 270 3 1
net=VssS:1
T 34350 34000 3 8 1 1 270 3 1
description=VssS
}
N 34100 34000 34300 34000 4
C 33700 33700 1 270 0 io-1.sym
{
T 33900 32800 5 10 0 0 270 0 1
net=SB0:1
T 34300 33500 5 10 0 0 270 0 1
device=none
T 33800 33200 5 8 1 1 270 4 1
value=SB0
}
N 33800 33700 33800 33500 4
C 33500 33700 1 270 0 io-1.sym
{
T 33700 32800 5 10 0 0 270 0 1
net=SB1:1
T 34100 33500 5 10 0 0 270 0 1
device=none
T 33600 33200 5 8 1 1 270 4 1
value=SB1
}
N 33600 33700 33600 33500 4
C 33300 33700 1 270 0 io-1.sym
{
T 33500 32800 5 10 0 0 270 0 1
net=SB2:1
T 33900 33500 5 10 0 0 270 0 1
device=none
T 33400 33200 5 8 1 1 270 4 1
value=SB2
}
N 33400 33700 33400 33500 4
C 33100 33700 1 270 0 io-1.sym
{
T 33300 32800 5 10 0 0 270 0 1
net=HKB3:1
T 33700 33500 5 10 0 0 270 0 1
device=none
T 33200 33200 5 8 1 1 270 4 1
value=HKB3
}
N 33200 33700 33200 33500 4
N 33000 33700 33000 33500 4
N 32800 33700 32800 33500 4
N 32600 33700 32600 33500 4
N 32400 33700 32400 33500 4
C 32900 33700 1 270 0 io-1.sym
{
T 33100 32800 5 10 0 0 270 0 1
net=HKB4:1
T 33500 33500 5 10 0 0 270 0 1
device=none
T 33000 33200 5 8 1 1 270 4 1
value=HKB4
}
C 32700 33700 1 270 0 io-1.sym
{
T 32900 32800 5 10 0 0 270 0 1
net=HKB5:1
T 33300 33500 5 10 0 0 270 0 1
device=none
T 32800 33200 5 8 1 1 270 4 1
value=HKB5
}
C 32300 33700 1 270 0 io-1.sym
{
T 32500 32800 5 10 0 0 270 0 1
net=HKB7:1
T 32900 33500 5 10 0 0 270 0 1
device=none
T 32400 33200 5 8 1 1 270 4 1
value=HKB7
}
N 34100 34800 34300 34800 4
C 34100 35000 1 270 0 generic-power.sym
{
T 34350 34800 5 10 0 1 270 3 1
net=Vadc:1
T 34350 34800 3 8 1 1 270 3 1
description=Vadc
}
C 29100 33500 1 270 1 dorn-adc.sym
{
T 29700 34300 5 10 1 1 270 6 1
source=dorn.sch
T 30400 34600 5 10 1 1 270 6 1
refdes=C
T 30250 33775 5 7 1 1 270 0 1
parameter=R4:∞
T 29650 33775 5 7 1 1 270 0 1
parameter=R7:∞
}
C 30800 36200 1 270 1 io-1.sym
{
T 31000 37100 5 10 0 0 270 6 1
net=SCKC:1
T 31400 36400 5 10 0 0 270 6 1
device=none
T 30900 36700 5 8 1 1 270 4 1
value=SCKC
}
N 30900 36200 30900 36400 4
C 30500 36200 1 270 1 io-1.sym
{
T 30700 37100 5 10 0 0 270 6 1
net=nCSC:1
T 31100 36400 5 10 0 0 270 6 1
device=none
T 30600 36700 5 8 1 1 270 4 1
value=nCSC
}
N 30600 36200 30600 36400 4
C 30200 36200 1 270 1 io-1.sym
{
T 30400 37100 5 10 0 0 270 6 1
net=DOUTC:1
T 30800 36400 5 10 0 0 270 6 1
device=none
T 30300 36700 5 8 1 1 270 4 1
value=DOUTC
}
N 30300 36200 30300 36400 4
C 29900 36200 1 270 1 io-1.sym
{
T 30100 37100 5 10 0 0 270 6 1
net=DINC:1
T 30500 36400 5 10 0 0 270 6 1
device=none
T 30000 36700 5 8 1 1 270 4 1
value=DINC
}
N 30000 36200 30000 36400 4
C 29000 34900 1 270 0 gnd-1.sym
N 29300 34800 29100 34800 4
C 29000 34400 1 270 0 gnd-1.sym
N 29300 34300 29100 34300 4
C 31300 35300 1 270 0 generic-power.sym
{
T 31550 35100 5 10 0 1 270 3 1
net=Vadc:1
T 31550 35100 3 8 1 1 270 3 1
description=Vadc
}
N 31300 35100 31500 35100 4
C 31300 34600 1 270 0 generic-power.sym
{
T 31550 34400 5 10 0 1 270 3 1
net=VccS:1
T 31550 34400 3 8 1 1 270 3 1
description=VccS
}
N 31300 34400 31500 34400 4
C 31300 34200 1 270 0 generic-power.sym
{
T 31550 34000 5 10 0 1 270 3 1
net=VssS:1
T 31550 34000 3 8 1 1 270 3 1
description=VssS
}
N 31300 34000 31500 34000 4
C 30900 33700 1 270 0 io-1.sym
{
T 31100 32800 5 10 0 0 270 0 1
net=SC0:1
T 31500 33500 5 10 0 0 270 0 1
device=none
T 31000 33200 5 8 1 1 270 4 1
value=SC0
}
N 31000 33700 31000 33500 4
C 30700 33700 1 270 0 io-1.sym
{
T 30900 32800 5 10 0 0 270 0 1
net=SC1:1
T 31300 33500 5 10 0 0 270 0 1
device=none
T 30800 33200 5 8 1 1 270 4 1
value=SC1
}
N 30800 33700 30800 33500 4
C 30500 33700 1 270 0 io-1.sym
{
T 30700 32800 5 10 0 0 270 0 1
net=SC2:1
T 31100 33500 5 10 0 0 270 0 1
device=none
T 30600 33200 5 8 1 1 270 4 1
value=SC2
}
N 30600 33700 30600 33500 4
C 30300 33700 1 270 0 io-1.sym
{
T 30500 32800 5 10 0 0 270 0 1
net=HKC3:1
T 30900 33500 5 10 0 0 270 0 1
device=none
T 30400 33200 5 8 1 1 270 4 1
value=HKC3
}
N 30400 33700 30400 33500 4
N 30200 33700 30200 33500 4
N 30000 33700 30000 33500 4
N 29800 33700 29800 33500 4
N 29600 33700 29600 33500 4
C 30100 33700 1 270 0 io-1.sym
{
T 30300 32800 5 10 0 0 270 0 1
net=HKC4:1
T 30700 33500 5 10 0 0 270 0 1
device=none
T 30200 33200 5 8 1 1 270 4 1
value=HKC4
}
C 29900 33700 1 270 0 io-1.sym
{
T 30100 32800 5 10 0 0 270 0 1
net=HKC5:1
T 30500 33500 5 10 0 0 270 0 1
device=none
T 30000 33200 5 8 1 1 270 4 1
value=HKC5
}
C 29500 33700 1 270 0 io-1.sym
{
T 29700 32800 5 10 0 0 270 0 1
net=HKC7:1
T 30100 33500 5 10 0 0 270 0 1
device=none
T 29600 33200 5 8 1 1 270 4 1
value=HKC7
}
N 31300 34800 31500 34800 4
C 31300 35000 1 270 0 generic-power.sym
{
T 31550 34800 5 10 0 1 270 3 1
net=Vadc:1
T 31550 34800 3 8 1 1 270 3 1
description=Vadc
}
C 26300 33500 1 270 1 dorn-adc.sym
{
T 26900 34300 5 10 1 1 270 6 1
source=dorn.sch
T 27600 34600 5 10 1 1 270 6 1
refdes=D
T 27450 33775 5 7 1 1 270 0 1
parameter=R4:∞
T 26850 33775 5 7 1 1 270 0 1
parameter=R7:∞
}
C 28000 36200 1 270 1 io-1.sym
{
T 28200 37100 5 10 0 0 270 6 1
net=SCKD:1
T 28600 36400 5 10 0 0 270 6 1
device=none
T 28100 36700 5 8 1 1 270 4 1
value=SCKD
}
N 28100 36200 28100 36400 4
C 27700 36200 1 270 1 io-1.sym
{
T 27900 37100 5 10 0 0 270 6 1
net=nCSD:1
T 28300 36400 5 10 0 0 270 6 1
device=none
T 27800 36700 5 8 1 1 270 4 1
value=nCSD
}
N 27800 36200 27800 36400 4
C 27400 36200 1 270 1 io-1.sym
{
T 27600 37100 5 10 0 0 270 6 1
net=DOUTD:1
T 28000 36400 5 10 0 0 270 6 1
device=none
T 27500 36700 5 8 1 1 270 4 1
value=DOUTD
}
N 27500 36200 27500 36400 4
C 27100 36200 1 270 1 io-1.sym
{
T 27300 37100 5 10 0 0 270 6 1
net=DIND:1
T 27700 36400 5 10 0 0 270 6 1
device=none
T 27200 36700 5 8 1 1 270 4 1
value=DIND
}
N 27200 36200 27200 36400 4
C 26200 34900 1 270 0 gnd-1.sym
N 26500 34800 26300 34800 4
C 26200 34400 1 270 0 gnd-1.sym
N 26500 34300 26300 34300 4
C 28500 35300 1 270 0 generic-power.sym
{
T 28750 35100 5 10 0 1 270 3 1
net=Vadc:1
T 28750 35100 3 8 1 1 270 3 1
description=Vadc
}
N 28500 35100 28700 35100 4
C 28500 34600 1 270 0 generic-power.sym
{
T 28750 34400 5 10 0 1 270 3 1
net=VccS:1
T 28750 34400 3 8 1 1 270 3 1
description=VccS
}
N 28500 34400 28700 34400 4
C 28500 34200 1 270 0 generic-power.sym
{
T 28750 34000 5 10 0 1 270 3 1
net=VssS:1
T 28750 34000 3 8 1 1 270 3 1
description=VssS
}
N 28500 34000 28700 34000 4
C 28100 33700 1 270 0 io-1.sym
{
T 28300 32800 5 10 0 0 270 0 1
net=SD0:1
T 28700 33500 5 10 0 0 270 0 1
device=none
T 28200 33200 5 8 1 1 270 4 1
value=SD0
}
N 28200 33700 28200 33500 4
C 27900 33700 1 270 0 io-1.sym
{
T 28100 32800 5 10 0 0 270 0 1
net=SD1:1
T 28500 33500 5 10 0 0 270 0 1
device=none
T 28000 33200 5 8 1 1 270 4 1
value=SD1
}
N 28000 33700 28000 33500 4
C 27700 33700 1 270 0 io-1.sym
{
T 27900 32800 5 10 0 0 270 0 1
net=SD2:1
T 28300 33500 5 10 0 0 270 0 1
device=none
T 27800 33200 5 8 1 1 270 4 1
value=SD2
}
N 27800 33700 27800 33500 4
C 27500 33700 1 270 0 io-1.sym
{
T 27700 32800 5 10 0 0 270 0 1
net=HKD3:1
T 28100 33500 5 10 0 0 270 0 1
device=none
T 27600 33200 5 8 1 1 270 4 1
value=HKD3
}
N 27600 33700 27600 33500 4
N 27400 33700 27400 33500 4
N 27200 33700 27200 33500 4
N 27000 33700 27000 33500 4
N 26800 33700 26800 33500 4
C 27300 33700 1 270 0 io-1.sym
{
T 27500 32800 5 10 0 0 270 0 1
net=HKD4:1
T 27900 33500 5 10 0 0 270 0 1
device=none
T 27400 33200 5 8 1 1 270 4 1
value=HKD4
}
C 27100 33700 1 270 0 io-1.sym
{
T 27300 32800 5 10 0 0 270 0 1
net=HKD5:1
T 27700 33500 5 10 0 0 270 0 1
device=none
T 27200 33200 5 8 1 1 270 4 1
value=HKD5
}
C 26700 33700 1 270 0 io-1.sym
{
T 26900 32800 5 10 0 0 270 0 1
net=HKD7:1
T 27300 33500 5 10 0 0 270 0 1
device=none
T 26800 33200 5 8 1 1 270 4 1
value=HKD7
}
N 28500 34800 28700 34800 4
C 28500 35000 1 270 0 generic-power.sym
{
T 28750 34800 5 10 0 1 270 3 1
net=Vadc:1
T 28750 34800 3 8 1 1 270 3 1
description=Vadc
}
C 34700 38700 1 270 0 io-1.sym
{
T 34900 37800 5 10 0 0 270 0 1
net=SCKA:1
T 35300 38500 5 10 0 0 270 0 1
device=none
T 34800 38200 5 8 1 1 270 4 1
value=SCKA
}
C 34100 38700 1 270 0 io-1.sym
{
T 34300 37800 5 10 0 0 270 0 1
net=nCSA:1
T 34700 38500 5 10 0 0 270 0 1
device=none
T 34200 38200 5 8 1 1 270 4 1
value=nCSA
}
C 34500 38700 1 270 0 io-1.sym
{
T 34700 37800 5 10 0 0 270 0 1
net=DOUTA:1
T 35100 38500 5 10 0 0 270 0 1
device=none
T 34600 38200 5 8 1 1 270 4 1
value=DOUTA
}
C 34300 38700 1 270 0 io-1.sym
{
T 34500 37800 5 10 0 0 270 0 1
net=DINA:1
T 34900 38500 5 10 0 0 270 0 1
device=none
T 34400 38200 5 8 1 1 270 4 1
value=DINA
}
C 33100 38700 1 270 0 io-1.sym
{
T 33300 37800 5 10 0 0 270 0 1
net=SCKB:1
T 33700 38500 5 10 0 0 270 0 1
device=none
T 33200 38200 5 8 1 1 270 4 1
value=SCKB
}
C 32500 38700 1 270 0 io-1.sym
{
T 32700 37800 5 10 0 0 270 0 1
net=nCSB:1
T 33100 38500 5 10 0 0 270 0 1
device=none
T 32600 38200 5 8 1 1 270 4 1
value=nCSB
}
C 32900 38700 1 270 0 io-1.sym
{
T 33100 37800 5 10 0 0 270 0 1
net=DOUTB:1
T 33500 38500 5 10 0 0 270 0 1
device=none
T 33000 38200 5 8 1 1 270 4 1
value=DOUTB
}
C 32700 38700 1 270 0 io-1.sym
{
T 32900 37800 5 10 0 0 270 0 1
net=DINB:1
T 33300 38500 5 10 0 0 270 0 1
device=none
T 32800 38200 5 8 1 1 270 4 1
value=DINB
}
C 31100 38700 1 270 0 io-1.sym
{
T 31300 37800 5 10 0 0 270 0 1
net=SCKC:1
T 31700 38500 5 10 0 0 270 0 1
device=none
T 31200 38200 5 8 1 1 270 4 1
value=SCKC
}
C 30500 38700 1 270 0 io-1.sym
{
T 30700 37800 5 10 0 0 270 0 1
net=nCSC:1
T 31100 38500 5 10 0 0 270 0 1
device=none
T 30600 38200 5 8 1 1 270 4 1
value=nCSC
}
C 30900 38700 1 270 0 io-1.sym
{
T 31100 37800 5 10 0 0 270 0 1
net=DOUTC:1
T 31500 38500 5 10 0 0 270 0 1
device=none
T 31000 38200 5 8 1 1 270 4 1
value=DOUTC
}
C 30700 38700 1 270 0 io-1.sym
{
T 30900 37800 5 10 0 0 270 0 1
net=DINC:1
T 31300 38500 5 10 0 0 270 0 1
device=none
T 30800 38200 5 8 1 1 270 4 1
value=DINC
}
C 29700 38700 1 270 0 io-1.sym
{
T 29900 37800 5 10 0 0 270 0 1
net=SCKD:1
T 30300 38500 5 10 0 0 270 0 1
device=none
T 29800 38200 5 8 1 1 270 4 1
value=SCKD
}
C 29100 38700 1 270 0 io-1.sym
{
T 29300 37800 5 10 0 0 270 0 1
net=nCSD:1
T 29700 38500 5 10 0 0 270 0 1
device=none
T 29200 38200 5 8 1 1 270 4 1
value=nCSD
}
C 29500 38700 1 270 0 io-1.sym
{
T 29700 37800 5 10 0 0 270 0 1
net=DOUTD:1
T 30100 38500 5 10 0 0 270 0 1
device=none
T 29600 38200 5 8 1 1 270 4 1
value=DOUTD
}
C 29300 38700 1 270 0 io-1.sym
{
T 29500 37800 5 10 0 0 270 0 1
net=DIND:1
T 29900 38500 5 10 0 0 270 0 1
device=none
T 29400 38200 5 8 1 1 270 4 1
value=DIND
}
C 20000 39200 1 0 0 LDO-1.sym
{
T 20800 40300 5 10 0 1 0 0 1
device=LDO
T 20400 40000 5 10 1 1 0 1 1
refdes=XADC
T 20400 40300 5 10 1 1 0 1 1
source=LDO+1.sch
T 21200 39500 5 10 1 1 0 0 1
parameter=R1:210kΩ
T 21200 39300 5 10 1 1 0 0 1
parameter=R2:120kΩ
}
C 20800 39000 1 0 0 gnd-1.sym
N 20900 39300 20900 39200 4
N 20000 39900 20000 40100 4
N 25700 49100 25900 49100 4
N 21900 47500 22100 47500 4
N 21600 40100 21800 40100 4
C 22800 39200 1 0 0 LDO-1.sym
{
T 23600 40300 5 10 0 1 0 0 1
device=LDO
T 23200 40000 5 10 1 1 0 1 1
refdes=XCCS
T 23200 40300 5 10 1 1 0 1 1
source=LDO+1.sch
T 24000 39500 5 10 1 1 0 0 1
parameter=R1:374kΩ
T 24000 39300 5 10 1 1 0 0 1
parameter=R2:120kΩ
}
C 23600 39000 1 0 0 gnd-1.sym
N 23700 39300 23700 39200 4
N 22800 39900 22800 40100 4
C 22800 39900 1 90 0 vcc-1.sym
C 24400 40300 1 270 0 generic-power.sym
{
T 24650 40100 5 10 0 1 270 3 1
net=VccS:1
T 24650 40100 3 8 1 1 270 3 1
description=VccS
}
N 24400 40100 24600 40100 4
C 25300 39200 1 0 0 LDO-1.sym
{
T 26100 40300 5 10 0 1 0 0 1
device=LDO
T 25700 40000 5 10 1 1 0 1 1
refdes=XSSS
T 25700 40300 5 10 1 1 0 1 1
source=LDO-1.sch
T 26500 39500 5 10 1 1 0 0 1
parameter=R1:374kΩ
T 26500 39300 5 10 1 1 0 0 1
parameter=R2:120kΩ
}
C 26100 39000 1 0 0 gnd-1.sym
N 26200 39300 26200 39200 4
N 25300 39900 25300 40100 4
N 26900 40100 27100 40100 4
C 25300 40300 1 90 1 vss-1.sym
C 21600 40300 1 270 0 generic-power.sym
{
T 21850 40100 5 10 0 1 270 3 1
net=Vadc:1
T 21850 40100 3 8 1 1 270 3 1
description=Vadc
}
C 26900 40300 1 270 0 generic-power.sym
{
T 27150 40100 5 10 0 1 270 3 1
net=VssS:1
T 27150 40100 3 8 1 1 270 3 1
description=VssS
}
C 27700 52800 1 0 0 resistor-2.sym
{
T 28100 53150 5 10 0 0 0 0 1
device=RESISTOR
T 27900 52950 5 10 0 1 0 0 1
footprint=C0603
T 28150 52900 5 10 1 1 0 4 1
refdes=R31
T 27850 52850 5 10 1 1 0 2 1
value=470kΩ
}
C 30400 52000 1 90 0 capacitor-1.sym
{
T 29700 52200 5 10 0 0 90 0 1
device=CAPACITOR
T 29500 52200 5 10 0 0 90 0 1
symversion=0.1
T 30250 52550 5 10 1 1 90 2 1
refdes=C30
T 30250 52900 5 10 1 1 90 2 1
footprint=C1206
T 30150 52550 5 10 1 1 90 0 1
value=10nF 500V
}
N 28600 52900 30200 52900 4
N 30200 52900 30200 53300 4
C 28800 51900 1 0 0 resistor-2.sym
{
T 29200 52250 5 10 0 0 0 0 1
device=RESISTOR
T 29000 52050 5 10 0 1 0 0 1
footprint=C0603
T 29250 52000 5 10 1 1 0 4 1
refdes=R32
T 29050 52150 5 10 1 1 0 0 1
value=470kΩ
}
N 29700 52000 30200 52000 4
N 28700 51200 28700 52000 4
C 28800 51000 1 0 0 capacitor-1.sym
{
T 29000 51700 5 10 0 0 0 0 1
device=CAPACITOR
T 29000 51900 5 10 0 0 0 0 1
symversion=0.1
T 29100 51050 5 10 0 1 0 0 1
footprint=C0603
T 29400 51150 5 10 1 1 0 2 1
refdes=C32
T 29350 51250 5 10 1 1 0 0 1
value=100nF
}
N 28800 51200 28700 51200 4
N 30200 51000 30200 52000 4
N 29700 51200 30200 51200 4
C 30600 51000 1 0 0 opamp-1.sym
{
T 31300 51800 5 10 0 0 0 0 1
device=OPAMP
T 31300 52400 5 10 0 0 0 0 1
symversion=0.1
T 31000 51400 5 10 1 1 0 4 1
refdes=XB
T 31300 51700 5 10 1 1 0 0 1
source=biashk_pos.sch
}
N 28700 51600 30600 51600 4
{
T 28800 51450 5 8 1 1 0 0 1
netname=VBIASR
}
C 30000 53300 1 0 0 generic-power.sym
{
T 30200 53550 5 10 0 1 270 7 1
net=Vbias:1
T 30200 53550 3 7 1 1 0 3 1
value=Vbias
}
C 31800 50500 1 90 0 capacitor-1.sym
{
T 31100 50700 5 10 0 0 90 0 1
device=CAPACITOR
T 30900 50700 5 10 0 0 90 0 1
symversion=0.1
T 31750 50800 5 10 0 1 90 0 1
footprint=C0603
T 31650 50700 5 10 1 1 90 2 1
refdes=C31
T 31550 50650 5 10 1 1 90 0 1
value=100nF
}
C 30100 50700 1 0 0 gnd-1.sym
C 27700 51900 1 0 0 resistor-2.sym
{
T 28100 52250 5 10 0 0 0 0 1
device=RESISTOR
T 27900 52050 5 10 0 1 0 0 1
footprint=C0603
T 28150 52000 5 10 1 1 0 4 1
refdes=R30
T 27950 52150 5 10 1 1 0 0 1
value=0Ω
}
N 28600 52000 28800 52000 4
C 23300 35300 1 90 0 io-1.sym
{
T 23100 36200 5 10 0 0 90 0 1
net=HKA3:1
T 22700 35500 5 10 0 0 90 0 1
device=none
T 23200 35800 5 8 1 1 90 4 1
value=HKA3
}
N 26100 51400 27600 51400 4
{
T 26150 51425 5 5 1 1 0 0 1
netname=vbias+
}
N 27600 51400 27600 52000 4
N 27600 52000 27700 52000 4
N 26100 51600 27400 51600 4
{
T 26150 51625 5 5 1 1 0 0 1
netname=vbias-
}
N 27400 51600 27400 52900 4
N 27400 52900 27700 52900 4
L 27900 52600 28400 52300 3 10 1 0 -1 -1
L 28400 52600 27900 52300 3 10 1 0 -1 -1
N 30200 51200 30600 51200 4
N 28800 39600 28800 40400 4
{
T 28775 40400 5 5 1 1 90 6 1
netname=nCSDp
}
N 29400 39600 29400 40400 4
{
T 29375 40400 5 5 1 1 90 6 1
netname=DINDp
}
N 29800 39600 29800 40400 4
{
T 29775 40400 5 5 1 1 90 6 1
netname=SCKDp
}
N 30200 39600 30200 40400 4
{
T 30175 40400 5 5 1 1 90 6 1
netname=nCSCp
}
N 30800 39600 30800 40400 4
{
T 30775 40400 5 5 1 1 90 6 1
netname=DINCp
}
N 31200 39600 31200 40400 4
{
T 31175 40400 5 5 1 1 90 6 1
netname=SCKCp
}
N 32600 39600 32600 40400 4
{
T 32575 40400 5 5 1 1 90 6 1
netname=nCSBp
}
N 32800 39600 32800 40400 4
{
T 32775 40400 5 5 1 1 90 6 1
netname=DINBp
}
N 33000 39600 33000 40400 4
{
T 32975 40400 5 5 1 1 90 6 1
netname=DOUTBp
}
N 34000 39600 34000 40400 4
{
T 33975 40400 5 5 1 1 90 6 1
netname=SCKBp
}
N 34200 39600 34200 40400 4
{
T 34175 40400 5 5 1 1 90 6 1
netname=nCSAp
}
N 34400 39600 34400 40400 4
{
T 34375 40400 5 5 1 1 90 6 1
netname=DINAp
}
N 34600 39600 34600 40400 4
{
T 34575 40400 5 5 1 1 90 6 1
netname=DOUTAp
}
N 34800 39600 34800 40400 4
{
T 34775 40400 5 5 1 1 90 6 1
netname=SCKAp
}
C 31500 50400 1 0 0 gnd-1.sym
C 21500 48200 1 0 0 LDO-1.sym
{
T 22300 49300 5 10 0 1 0 0 1
device=LDO
T 21900 49000 5 10 1 1 0 1 1
refdes=XIO
T 21900 49300 5 10 1 1 0 1 1
source=LDO+1.sch
T 22700 48500 5 10 1 1 0 0 1
parameter=R1:210kΩ
T 22700 48300 5 10 1 1 0 0 1
parameter=R2:120kΩ
}
C 22300 48100 1 0 0 gnd-1.sym
N 22400 48400 22400 48200 4
N 21500 48900 21500 49100 4
N 23100 49100 23300 49100 4
C 23100 49300 1 270 0 generic-power.sym
{
T 23350 49100 5 10 0 1 270 3 1
net=Vio:1
T 23350 49100 3 8 1 1 270 3 1
description=Vio
}
C 21500 49300 1 90 1 generic-power.sym
{
T 21250 49100 5 10 0 1 270 5 1
net=Vdig:1
T 21250 49100 3 8 1 1 270 5 1
description=Vdig
}
C 24100 49300 1 90 1 generic-power.sym
{
T 23850 49100 5 10 0 1 270 5 1
net=Vdig:1
T 23850 49100 3 8 1 1 270 5 1
description=Vdig
}
N 36100 44500 38000 44500 4
N 36100 44700 37800 44700 4
N 36100 44100 38200 44100 4
N 36100 44300 40200 44300 4
{
T 38300 44350 5 10 1 1 0 0 1
netname=D_IN+F
}
N 36100 46700 40200 46700 4
{
T 38300 46750 5 10 1 1 0 0 1
netname=D_OUT-F
}
N 36100 47100 40200 47100 4
{
T 38300 47150 5 10 1 1 0 0 1
netname=D_OUT+F
}
N 36100 43900 37600 43900 4
N 36100 43700 37400 43700 4
C 19700 44700 1 0 1 io-1.sym
{
T 18800 44900 5 10 0 0 0 6 1
net=A:1
T 19500 45300 5 10 0 0 0 6 1
device=none
T 19200 44800 5 8 1 1 0 4 1
value=A
}
C 19700 44300 1 0 1 io-1.sym
{
T 18800 44500 5 10 0 0 0 6 1
net=B:1
T 19500 44900 5 10 0 0 0 6 1
device=none
T 19200 44400 5 8 1 1 0 4 1
value=B
}
C 26600 43800 1 0 0 XO53.sym
{
T 26850 43650 5 10 1 1 0 3 1
refdes=U9
T 26925 44150 5 5 1 1 0 4 1
footprint=XO53
T 26725 43600 5 6 1 1 0 2 1
net=Vio:4
T 26600 43600 5 8 0 1 0 5 1
value=32MHz XO53 025 UITA
T 26625 43700 5 6 0 1 0 7 1
net=Vio:1
}
C 27000 43400 1 270 0 gnd-1.sym
N 27700 43300 27700 43700 4
C 31300 40100 1 0 0 gnd-1.sym
N 31400 40400 32000 40400 4
C 31500 49400 1 180 0 gnd-1.sym
N 31400 48800 32000 48800 4
C 28400 50600 1 0 1 inductor-dot-1.sym
{
T 28200 51000 5 10 0 0 0 6 1
device=INDUCTOR
T 28200 51200 5 10 0 0 0 6 1
symversion=0.1
T 27700 50750 5 10 1 1 0 6 1
refdes=L20
T 27300 50400 5 10 1 1 0 0 1
value=100µH SRR6038
T 27900 50750 5 10 1 1 0 0 1
footprint=L7x7mm
}
C 28400 50600 1 270 0 capacitor-4.sym
{
T 29500 50400 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 29100 50400 5 10 0 0 270 0 1
symversion=0.1
T 28400 50100 5 10 1 1 0 0 1
refdes=C22
T 28850 49900 5 10 0 1 0 0 1
footprint=EIA7343
T 28400 49900 5 10 1 1 0 0 1
value=220µF 16V
}
N 28800 50600 28400 50600 4
C 27000 50600 1 270 0 capacitor-4.sym
{
T 28100 50400 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 27700 50400 5 10 0 0 270 0 1
symversion=0.1
T 27050 50100 5 10 1 1 0 0 1
refdes=C21
T 27400 49550 5 10 0 1 0 0 1
footprint=EIA7343
T 27050 49900 5 10 1 1 0 0 1
value=220µF 16V
}
C 28800 50800 1 270 0 generic-power.sym
{
T 29050 50600 5 10 0 1 270 3 1
net=Vcore:1
T 29050 50600 3 8 1 1 270 3 1
description=Vcore
}
N 26100 50900 27200 50900 4
{
T 26875 50925 5 5 1 1 0 0 1
netname=Vcore1
}
N 27200 50900 27200 50600 4
N 27200 50600 27500 50600 4
C 27100 49600 1 0 0 gnd-1.sym
C 28500 49600 1 0 0 gnd-1.sym
N 28600 49900 28600 49700 4
N 27200 49900 27200 49700 4
C 43700 51600 1 90 0 capacitor-4.sym
{
T 42600 51800 5 10 0 0 90 0 1
device=POLARIZED_CAPACITOR
T 43000 51800 5 10 0 0 90 0 1
symversion=0.1
T 43650 52100 5 10 1 1 180 0 1
refdes=C24
T 43700 52500 5 10 0 1 180 0 1
footprint=EIA7343
T 43700 52300 5 10 0 1 180 0 1
value=220µF 16V
}
C 43400 51500 1 0 0 gnd-1.sym
N 44200 51800 44200 51600 4
C 21500 37000 1 0 0 LDO-1.sym
{
T 22300 38100 5 10 0 1 0 0 1
device=LDO
T 21900 37800 5 10 1 1 0 1 1
refdes=XCCP
T 21900 38100 5 10 1 1 0 1 1
source=LDO+1.sch
T 22700 37300 5 10 1 1 0 0 1
parameter=R1:374kΩ
T 22700 37100 5 10 1 1 0 0 1
parameter=R2:120kΩ
}
C 22300 36800 1 0 0 gnd-1.sym
N 22400 37100 22400 37000 4
N 21500 37700 21500 37900 4
C 21500 37700 1 90 0 vcc-1.sym
C 23100 38100 1 270 0 generic-power.sym
{
T 23350 37900 5 10 0 1 270 3 1
net=VccP:1
T 23350 37900 3 8 1 1 270 3 1
description=VccP
}
N 23100 37900 23300 37900 4
C 24000 37000 1 0 0 LDO-1.sym
{
T 24800 38100 5 10 0 1 0 0 1
device=LDO
T 24400 37800 5 10 1 1 0 1 1
refdes=XSSP
T 24400 38100 5 10 1 1 0 1 1
source=LDO-1.sch
T 25200 37300 5 10 1 1 0 0 1
parameter=R1:374kΩ
T 25200 37100 5 10 1 1 0 0 1
parameter=R2:120kΩ
}
C 24800 36800 1 0 0 gnd-1.sym
N 24900 37100 24900 37000 4
N 24000 37700 24000 37900 4
N 25600 37900 25800 37900 4
C 24000 38100 1 90 1 vss-1.sym
C 25600 38100 1 270 0 generic-power.sym
{
T 25850 37900 5 10 0 1 270 3 1
net=VssP:1
T 25850 37900 3 8 1 1 270 3 1
description=VssP
}
C 18900 37000 1 0 0 LDO-1.sym
{
T 19700 38100 5 10 0 1 0 0 1
device=LDO
T 19300 37800 5 10 1 1 0 1 1
refdes=XFET
T 19300 38100 5 10 1 1 0 1 1
source=LDO+1.sch
T 20100 37300 5 10 1 1 0 0 1
parameter=R1:374kΩ
T 20100 37100 5 10 1 1 0 0 1
parameter=R2:120kΩ
}
C 19700 36800 1 0 0 gnd-1.sym
N 19800 37100 19800 37000 4
N 18900 37700 18900 37900 4
C 18900 37700 1 90 0 vcc-1.sym
C 20500 38100 1 270 0 generic-power.sym
{
T 20750 37900 5 10 0 1 270 3 1
net=Vfet:1
T 20750 37900 3 8 1 1 270 3 1
description=Vfet
}
N 20500 37900 20700 37900 4
C 42500 44000 1 0 0 PIN.sym
{
T 43000 44300 5 10 1 1 0 4 1
refdes=P1_6
T 43000 44550 5 5 1 1 0 5 1
footprint=PIN
}
C 42500 44800 1 0 0 PIN.sym
{
T 43000 45100 5 10 1 1 0 4 1
refdes=P1_7
T 43000 45350 5 5 1 1 0 5 1
footprint=PIN
}
C 42500 46400 1 0 0 PIN.sym
{
T 43000 46700 5 10 1 1 0 4 1
refdes=P1_9
T 43000 46950 5 5 1 1 0 5 1
footprint=PIN
}
C 42500 45600 1 0 0 PIN.sym
{
T 43000 45900 5 10 1 1 0 4 1
refdes=P1_8
T 43000 46150 5 5 1 1 0 5 1
footprint=PIN
}
C 41800 46000 1 0 0 PIN.sym
{
T 42300 46300 5 10 1 1 0 4 1
refdes=P1_4
T 42300 46550 5 5 1 1 0 5 1
footprint=PIN
}
C 41800 45200 1 0 0 PIN.sym
{
T 42300 45500 5 10 1 1 0 4 1
refdes=P1_3
T 42300 45750 5 5 1 1 0 5 1
footprint=PIN
}
C 41800 46800 1 0 0 PIN.sym
{
T 42300 47100 5 10 1 1 0 4 1
refdes=P1_5
T 42300 47350 5 5 1 1 0 5 1
footprint=PIN
}
C 41800 44400 1 0 0 PIN.sym
{
T 42300 44700 5 10 1 1 0 4 1
refdes=P1_2
T 42300 44950 5 5 1 1 0 5 1
footprint=PIN
}
C 41800 43600 1 0 0 PIN.sym
{
T 42300 43900 5 10 1 1 0 4 1
refdes=P1_1
T 42300 44150 5 5 1 1 0 5 1
footprint=PIN
}
N 41600 44300 41900 43900 4
{
T 43400 43900 5 10 1 1 0 1 1
netname=D_IN+
}
N 41900 44300 42600 44300 4
{
T 43400 44300 5 10 1 1 0 1 1
netname=D_IN-
}
N 41600 45100 41900 44700 4
{
T 43400 44700 5 10 1 1 0 1 1
netname=S_IN+
}
N 41900 45100 42600 45100 4
{
T 43400 45100 5 10 1 1 0 1 1
netname=S_IN-
}
N 41800 45500 41900 45500 4
N 41600 45900 42600 45900 4
{
T 43400 45900 5 10 1 1 0 1 1
netname=S_OUT+
}
N 41600 46300 41900 46300 4
{
T 43400 46300 5 10 1 1 0 1 1
netname=S_OUT-
}
N 41900 46700 42600 46700 4
{
T 43400 46700 5 10 1 1 0 1 1
netname=D_OUT+
}
N 41600 46700 41900 47100 4
{
T 43400 47100 5 10 1 1 0 1 1
netname=D_OUT-
}
N 37400 43700 37400 46300 4
N 37600 45900 37600 43900 4
N 38000 44500 38000 44700 4
N 37800 44700 37800 45100 4
C 41500 45600 1 270 0 gnd-1.sym
C 40100 52300 1 90 0 resistor-2.sym
{
T 39750 52700 5 10 0 0 90 0 1
device=RESISTOR
T 39950 52500 5 10 0 1 90 0 1
footprint=C0603
T 40000 52750 5 10 1 1 90 4 1
refdes=R50
T 39850 52550 5 10 1 1 90 0 1
value=15kΩ
}
C 40600 51400 1 90 0 capacitor-1.sym
{
T 39900 51600 5 10 0 0 90 0 1
device=CAPACITOR
T 39700 51600 5 10 0 0 90 0 1
symversion=0.1
T 40550 51700 5 10 0 1 90 0 1
footprint=C0603
T 40400 51750 5 10 1 1 90 8 1
refdes=C50
T 40350 51950 5 10 0 1 90 0 1
value=100nF
}
N 40000 52300 40400 52300 4
N 40400 51400 40000 51400 4
C 39900 51100 1 0 0 gnd-1.sym
C 39800 53100 1 0 0 vcc-1.sym
C 39100 49300 1 90 0 io-1.sym
{
T 38900 50200 5 10 0 0 90 0 1
net=HKB3:1
T 38500 49500 5 10 0 0 90 0 1
device=none
T 39000 49800 5 8 1 1 90 4 1
value=HKB3
}
C 40500 52300 1 90 0 io-1.sym
{
T 40300 53200 5 10 0 0 90 0 1
net=HKC3:1
T 39900 52500 5 10 0 0 90 0 1
device=none
T 40400 52800 5 8 1 1 90 4 1
value=HKC3
}
C 37800 49300 1 90 0 io-1.sym
{
T 37600 50200 5 10 0 0 90 0 1
net=HKD3:1
T 37200 49500 5 10 0 0 90 0 1
device=none
T 37700 49800 5 8 1 1 90 4 1
value=HKD3
}
C 41700 51400 1 90 0 capacitor-1.sym
{
T 41000 51600 5 10 0 0 90 0 1
device=CAPACITOR
T 40800 51600 5 10 0 0 90 0 1
symversion=0.1
T 41650 51700 5 10 0 1 90 0 1
footprint=C0603
T 41450 51950 5 10 0 1 90 0 1
value=100nF
T 41500 51750 5 10 1 1 90 8 1
refdes=C51
}
N 41100 52300 41500 52300 4
C 41400 51100 1 0 0 gnd-1.sym
C 40900 53100 1 0 0 vcc-1.sym
C 41300 51500 1 180 0 vss-1.sym
N 41100 51500 41100 51400 4
N 41100 53100 41100 53200 4
N 40000 53100 40000 53200 4
C 40100 51400 1 90 0 resistor-2.sym
{
T 39750 51800 5 10 0 0 90 0 1
device=RESISTOR
T 39950 51600 5 10 0 1 90 0 1
footprint=C0603
T 40000 51850 5 10 1 1 90 4 1
refdes=R52
T 39850 51650 5 10 1 1 90 0 1
value=10kΩ
}
C 41200 51400 1 90 0 resistor-2.sym
{
T 40850 51800 5 10 0 0 90 0 1
device=RESISTOR
T 41050 51600 5 10 0 1 90 0 1
footprint=C0603
T 41100 51850 5 10 1 1 90 4 1
refdes=R53
T 40950 51650 5 10 1 1 90 0 1
value=15kΩ
}
C 41200 52300 1 90 0 resistor-2.sym
{
T 40850 52700 5 10 0 0 90 0 1
device=RESISTOR
T 41050 52500 5 10 0 1 90 0 1
footprint=C0603
T 41100 52750 5 10 1 1 90 4 1
refdes=R51
T 40950 52550 5 10 1 1 90 0 1
value=10kΩ
}
C 33200 52400 1 270 0 capacitor-1.sym
{
T 33900 52200 5 10 0 0 270 0 1
device=CAPACITOR
T 34100 52200 5 10 0 0 270 0 1
symversion=0.1
T 33450 51750 5 10 1 1 0 1 1
refdes=C33
T 33200 51900 5 10 0 1 270 0 1
footprint=C1206
T 32900 51950 5 10 1 1 0 1 1
value=10nF 500V
}
C 34800 51400 1 0 0 resistor-1.sym
{
T 35150 51450 5 10 1 1 0 0 1
refdes=R35
T 35000 51000 5 10 1 1 0 0 1
value=220MΩ
T 35100 51200 5 10 1 1 0 0 1
footprint=C0805
}
N 35700 52600 35800 52600 4
{
T 35600 52700 5 10 0 1 0 0 1
netname=U602out
}
N 34600 51500 34600 52400 4
N 34500 52400 34700 52400 4
{
T 33800 52500 5 10 0 1 0 0 1
netname=U602inv
}
C 33600 52300 1 0 0 resistor-1.sym
{
T 33500 52100 5 10 1 1 0 0 1
refdes=R33
T 33800 52550 5 10 1 1 0 0 1
value=10GΩ
T 34000 52100 5 10 1 1 0 0 1
footprint=C1206
}
C 35800 52700 1 180 1 resistor-1.sym
{
T 36000 52900 5 10 0 1 0 2 1
footprint=C0603
T 36100 52900 5 10 1 1 0 2 1
refdes=R34
T 36100 52500 5 10 1 1 0 2 1
value=10kΩ
}
N 36700 52600 36800 52600 4
C 34400 52700 1 270 1 gnd-1.sym
C 33300 51200 1 0 0 gnd-1.sym
N 33400 52400 33600 52400 4
C 36600 51700 1 270 1 capacitor-1.sym
{
T 37300 51900 5 10 0 0 270 6 1
device=CAPACITOR
T 37500 51900 5 10 0 0 270 6 1
symversion=0.1
T 36600 52200 5 10 0 1 270 6 1
footprint=C0603
T 36900 52050 5 10 1 1 90 7 1
refdes=C34
T 36700 52200 5 10 0 1 270 7 1
value=100nF
}
C 34500 52200 1 0 0 AD8005-1.sym
{
T 35100 52000 5 10 0 1 0 0 1
footprint=SC70_5
T 35100 52400 5 10 0 1 0 0 1
value=AD8641
T 34950 52550 5 8 1 1 0 0 1
device=AD8641
T 34500 53000 5 10 1 1 0 0 1
refdes=U30
}
T 33500 54900 8 10 0 1 0 0 1
netname=U602inv1
N 35700 51500 35800 51500 4
N 35800 51500 35800 52600 4
N 34800 51500 34600 51500 4
C 36700 51400 1 0 0 gnd-1.sym
C 33400 52200 1 90 0 generic-power.sym
{
T 33150 52400 5 10 0 1 0 7 1
net=Vbias:1
T 33150 52400 3 7 1 1 90 3 1
value=Vbias
}
C 19300 35300 1 90 0 resistor-2.sym
{
T 18950 35700 5 10 0 0 90 0 1
device=RESISTOR
T 19150 35500 5 10 0 1 90 0 1
footprint=C0603
T 19200 35750 5 10 1 1 90 4 1
refdes=R54
T 19050 35550 5 10 1 1 90 0 1
value=10kΩ
}
C 19800 34400 1 90 0 capacitor-1.sym
{
T 19100 34600 5 10 0 0 90 0 1
device=CAPACITOR
T 18900 34600 5 10 0 0 90 0 1
symversion=0.1
T 19750 34700 5 10 0 1 90 0 1
footprint=C0603
T 19550 34950 5 10 0 1 90 0 1
value=100nF
T 19600 34750 5 10 1 1 90 8 1
refdes=C56
}
N 19200 35300 19600 35300 4
N 19600 34400 19200 34400 4
C 19100 34100 1 0 0 gnd-1.sym
C 20900 34400 1 90 0 capacitor-1.sym
{
T 20200 34600 5 10 0 0 90 0 1
device=CAPACITOR
T 20000 34600 5 10 0 0 90 0 1
symversion=0.1
T 20850 34700 5 10 0 1 90 0 1
footprint=C0603
T 20650 34950 5 10 0 1 90 0 1
value=100nF
T 20700 34750 5 10 1 1 90 8 1
refdes=C57
}
N 20300 35300 20700 35300 4
C 20600 34100 1 0 0 gnd-1.sym
N 20300 34500 20300 34400 4
N 20300 36100 20300 36200 4
N 19200 36100 19200 36200 4
C 19300 34400 1 90 0 resistor-2.sym
{
T 18950 34800 5 10 0 0 90 0 1
device=RESISTOR
T 19150 34600 5 10 0 1 90 0 1
footprint=C0603
T 19200 34850 5 10 1 1 90 4 1
refdes=R62
T 19050 34650 5 10 1 1 90 0 1
value=10kΩ
}
C 20400 34400 1 90 0 resistor-2.sym
{
T 20050 34800 5 10 0 0 90 0 1
device=RESISTOR
T 20250 34600 5 10 0 1 90 0 1
footprint=C0603
T 20300 34850 5 10 1 1 90 4 1
refdes=R63
T 20150 34650 5 10 1 1 90 0 1
value=15kΩ
}
C 20400 35300 1 90 0 resistor-2.sym
{
T 20050 35700 5 10 0 0 90 0 1
device=RESISTOR
T 20250 35500 5 10 0 1 90 0 1
footprint=C0603
T 20300 35750 5 10 1 1 90 4 1
refdes=R55
T 20150 35550 5 10 1 1 90 0 1
value=10kΩ
}
C 20500 34500 1 180 0 generic-power.sym
{
T 20300 34250 5 10 0 1 180 3 1
net=VssS:1
T 20300 34250 3 8 1 1 180 3 1
description=VssS
}
C 20100 36100 1 0 0 generic-power.sym
{
T 20300 36350 5 10 0 1 0 3 1
net=VccS:1
T 20300 36350 3 8 1 1 0 3 1
description=VccS
}
C 19000 36100 1 0 0 generic-power.sym
{
T 19200 36350 5 10 0 1 0 3 1
net=VccS:1
T 19200 36350 3 8 1 1 0 3 1
description=VccS
}
C 32500 51300 1 0 0 io-1.sym
{
T 33400 51500 5 10 0 0 0 0 1
net=HKA5:1
T 32700 51900 5 10 0 0 0 0 1
device=none
T 33000 51400 5 8 1 1 0 4 1
value=HKA5
}
C 36800 52500 1 0 0 io-1.sym
{
T 37700 52700 5 10 0 0 0 0 1
net=HKB5:1
T 37000 53100 5 10 0 0 0 0 1
device=none
T 37300 52600 5 8 1 1 0 4 1
value=HKB5
}
C 21800 35300 1 90 0 resistor-2.sym
{
T 21450 35700 5 10 0 0 90 0 1
device=RESISTOR
T 21650 35500 5 10 0 1 90 0 1
footprint=C0603
T 21700 35750 5 10 1 1 90 4 1
refdes=R56
T 21550 35550 5 10 1 1 90 0 1
value=10kΩ
}
C 22300 34400 1 90 0 capacitor-1.sym
{
T 21600 34600 5 10 0 0 90 0 1
device=CAPACITOR
T 21400 34600 5 10 0 0 90 0 1
symversion=0.1
T 22250 34700 5 10 0 1 90 0 1
footprint=C0603
T 22050 34950 5 10 0 1 90 0 1
value=100nF
T 22100 34750 5 10 1 1 90 8 1
refdes=C58
}
N 21700 35300 22100 35300 4
N 22100 34400 21700 34400 4
C 21600 34100 1 0 0 gnd-1.sym
C 23400 34400 1 90 0 capacitor-1.sym
{
T 22700 34600 5 10 0 0 90 0 1
device=CAPACITOR
T 22500 34600 5 10 0 0 90 0 1
symversion=0.1
T 23350 34700 5 10 0 1 90 0 1
footprint=C0603
T 23150 34950 5 10 0 1 90 0 1
value=100nF
T 23200 34750 5 10 1 1 90 8 1
refdes=C59
}
N 22800 35300 23200 35300 4
C 23100 34100 1 0 0 gnd-1.sym
N 22800 34500 22800 34400 4
N 22800 36100 22800 36200 4
N 21700 36100 21700 36200 4
C 21800 34400 1 90 0 resistor-2.sym
{
T 21450 34800 5 10 0 0 90 0 1
device=RESISTOR
T 21650 34600 5 10 0 1 90 0 1
footprint=C0603
T 21700 34850 5 10 1 1 90 4 1
refdes=R64
T 21550 34650 5 10 1 1 90 0 1
value=10kΩ
}
C 22900 34400 1 90 0 resistor-2.sym
{
T 22550 34800 5 10 0 0 90 0 1
device=RESISTOR
T 22750 34600 5 10 0 1 90 0 1
footprint=C0603
T 22800 34850 5 10 1 1 90 4 1
refdes=R65
T 22650 34650 5 10 1 1 90 0 1
value=15kΩ
}
C 22900 35300 1 90 0 resistor-2.sym
{
T 22550 35700 5 10 0 0 90 0 1
device=RESISTOR
T 22750 35500 5 10 0 1 90 0 1
footprint=C0603
T 22800 35750 5 10 1 1 90 4 1
refdes=R57
T 22650 35550 5 10 1 1 90 0 1
value=10kΩ
}
C 22600 36100 1 0 0 generic-power.sym
{
T 22800 36350 5 10 0 1 0 3 1
net=VccP:1
T 22800 36350 3 8 1 1 0 3 1
description=VccP
}
C 23000 34500 1 180 0 generic-power.sym
{
T 22800 34250 5 10 0 1 180 3 1
net=VssP:1
T 22800 34250 3 8 1 1 180 3 1
description=VssP
}
C 40300 49300 1 90 0 io-1.sym
{
T 40100 50200 5 10 0 0 90 0 1
net=HKC5:1
T 39700 49500 5 10 0 0 90 0 1
device=none
T 40200 49800 5 8 1 1 90 4 1
value=HKC5
}
C 41600 52300 1 90 0 io-1.sym
{
T 41400 53200 5 10 0 0 90 0 1
net=HKD5:1
T 41000 52500 5 10 0 0 90 0 1
device=none
T 41500 52800 5 8 1 1 90 4 1
value=HKD5
}
C 40400 33800 1 90 0 capacitor-1.sym
{
T 39700 34000 5 10 0 0 90 0 1
device=CAPACITOR
T 39500 34000 5 10 0 0 90 0 1
symversion=0.1
T 40350 34100 5 10 0 1 90 0 1
footprint=C0603
T 40150 34350 5 10 0 1 90 0 1
value=100nF
T 40200 34150 5 10 1 1 90 8 1
refdes=C52
}
C 40100 33500 1 0 0 gnd-1.sym
C 40900 33800 1 90 0 capacitor-1.sym
{
T 40200 34000 5 10 0 0 90 0 1
device=CAPACITOR
T 40000 34000 5 10 0 0 90 0 1
symversion=0.1
T 40850 34100 5 10 0 1 90 0 1
footprint=C0603
T 40650 34350 5 10 0 1 90 0 1
value=100nF
T 40700 34150 5 10 1 1 90 8 1
refdes=C53
}
C 40600 33500 1 0 0 gnd-1.sym
C 41400 33800 1 90 0 capacitor-1.sym
{
T 40700 34000 5 10 0 0 90 0 1
device=CAPACITOR
T 40500 34000 5 10 0 0 90 0 1
symversion=0.1
T 41350 34100 5 10 0 1 90 0 1
footprint=C0603
T 41150 34350 5 10 0 1 90 0 1
value=100nF
T 41200 34150 5 10 1 1 90 8 1
refdes=C54
}
C 41100 33500 1 0 0 gnd-1.sym
C 42700 33800 1 90 0 capacitor-1.sym
{
T 42000 34000 5 10 0 0 90 0 1
device=CAPACITOR
T 41800 34000 5 10 0 0 90 0 1
symversion=0.1
T 42650 34100 5 10 0 1 90 0 1
footprint=C0603
T 42450 34350 5 10 0 1 90 0 1
value=100nF
T 42500 34150 5 10 1 1 90 8 1
refdes=C55
}
N 42100 34700 42500 34700 4
C 42400 33500 1 0 0 gnd-1.sym
C 42200 33800 1 90 0 resistor-2.sym
{
T 41850 34200 5 10 0 0 90 0 1
device=RESISTOR
T 42050 34000 5 10 0 1 90 0 1
footprint=C0603
T 42100 34250 5 10 1 1 90 4 1
refdes=R61
T 41950 33850 5 10 1 1 90 0 1
value=10kΩ NTC
}
C 42000 33500 1 0 0 gnd-1.sym
C 42600 34700 1 90 0 io-1.sym
{
T 42400 35600 5 10 0 0 90 0 1
net=HKD7:1
T 42000 34900 5 10 0 0 90 0 1
device=none
T 42500 35200 5 8 1 1 90 4 1
value=HKD7
}
C 41300 34700 1 90 0 io-1.sym
{
T 41100 35600 5 10 0 0 90 0 1
net=HKC7:1
T 40700 34900 5 10 0 0 90 0 1
device=none
T 41200 35200 5 8 1 1 90 4 1
value=HKC7
}
C 40800 34700 1 90 0 io-1.sym
{
T 40600 35600 5 10 0 0 90 0 1
net=HKB7:1
T 40200 34900 5 10 0 0 90 0 1
device=none
T 40700 35200 5 8 1 1 90 4 1
value=HKB7
}
C 40300 34700 1 90 0 io-1.sym
{
T 40100 35600 5 10 0 0 90 0 1
net=HKA7:1
T 39700 34900 5 10 0 0 90 0 1
device=none
T 40200 35200 5 8 1 1 90 4 1
value=HKA7
}
C 24800 34400 1 90 0 capacitor-1.sym
{
T 24100 34600 5 10 0 0 90 0 1
device=CAPACITOR
T 23900 34600 5 10 0 0 90 0 1
symversion=0.1
T 24750 34700 5 10 0 1 90 0 1
footprint=C0603
T 24550 34950 5 10 0 1 90 0 1
value=100nF
T 24600 34750 5 10 1 1 90 8 1
refdes=C64
}
N 24200 35300 24600 35300 4
C 24500 34100 1 0 0 gnd-1.sym
N 24200 36100 24200 36200 4
C 24300 34400 1 90 0 resistor-2.sym
{
T 23950 34800 5 10 0 0 90 0 1
device=RESISTOR
T 24150 34600 5 10 0 1 90 0 1
footprint=C0603
T 24200 34850 5 10 1 1 90 4 1
refdes=R67
T 24050 34650 5 10 1 1 90 0 1
value=10kΩ
}
C 24300 35300 1 90 0 resistor-2.sym
{
T 23950 35700 5 10 0 0 90 0 1
device=RESISTOR
T 24150 35500 5 10 0 1 90 0 1
footprint=C0603
T 24200 35750 5 10 1 1 90 4 1
refdes=R66
T 24050 35550 5 10 1 1 90 0 1
value=10kΩ
}
C 24000 36100 1 0 0 generic-power.sym
{
T 24200 36350 5 10 0 1 0 3 1
net=Vadc:1
T 24200 36350 3 8 1 1 0 3 1
description=Vadc
}
C 24100 34100 1 0 0 gnd-1.sym
C 24700 35300 1 90 0 io-1.sym
{
T 24500 36200 5 10 0 0 90 0 1
net=HK6:1
T 24100 35500 5 10 0 0 90 0 1
device=none
T 24600 35800 5 8 1 1 90 4 1
value=HK6
}
C 26900 33700 1 270 0 io-1.sym
{
T 27100 32800 5 10 0 0 270 0 1
net=HK6:1
T 27500 33500 5 10 0 0 270 0 1
device=none
T 27000 33200 5 8 1 1 270 4 1
value=HK6
}
C 29700 33700 1 270 0 io-1.sym
{
T 29900 32800 5 10 0 0 270 0 1
net=HK6:1
T 30300 33500 5 10 0 0 270 0 1
device=none
T 29800 33200 5 8 1 1 270 4 1
value=HK6
}
C 32500 33700 1 270 0 io-1.sym
{
T 32700 32800 5 10 0 0 270 0 1
net=HK6:1
T 33100 33500 5 10 0 0 270 0 1
device=none
T 32600 33200 5 8 1 1 270 4 1
value=HK6
}
C 35300 33700 1 270 0 io-1.sym
{
T 35500 32800 5 10 0 0 270 0 1
net=HK6:1
T 35900 33500 5 10 0 0 270 0 1
device=none
T 35400 33200 5 8 1 1 270 4 1
value=HK6
}
C 39200 48400 1 90 0 capacitor-1.sym
{
T 38500 48600 5 10 0 0 90 0 1
device=CAPACITOR
T 38300 48600 5 10 0 0 90 0 1
symversion=0.1
T 39150 48700 5 10 0 1 90 0 1
footprint=C0603
T 38950 48950 5 10 0 1 90 0 1
value=100nF
T 39000 48750 5 10 1 1 90 8 1
refdes=C61
}
N 38600 49300 39000 49300 4
C 38900 48100 1 0 0 gnd-1.sym
N 38600 50100 38600 50200 4
C 37400 49300 1 90 0 resistor-2.sym
{
T 37050 49700 5 10 0 0 90 0 1
device=RESISTOR
T 37250 49500 5 10 0 1 90 0 1
footprint=C0603
T 37300 49750 5 10 1 1 90 4 1
refdes=R68
T 37150 49550 5 10 1 1 90 0 1
value=100kΩ
}
C 37900 48400 1 90 0 capacitor-1.sym
{
T 37200 48600 5 10 0 0 90 0 1
device=CAPACITOR
T 37000 48600 5 10 0 0 90 0 1
symversion=0.1
T 37850 48700 5 10 0 1 90 0 1
footprint=C0603
T 37650 48950 5 10 0 1 90 0 1
value=100nF
T 37700 48750 5 10 1 1 90 8 1
refdes=C60
}
N 37300 49300 37700 49300 4
N 37700 48400 37300 48400 4
C 37200 48100 1 0 0 gnd-1.sym
N 37300 50100 37300 50200 4
C 37400 48400 1 90 0 resistor-2.sym
{
T 37050 48800 5 10 0 0 90 0 1
device=RESISTOR
T 37250 48600 5 10 0 1 90 0 1
footprint=C0603
T 37300 48850 5 10 1 1 90 4 1
refdes=R69
T 37150 48650 5 10 1 1 90 0 1
value=10kΩ
}
C 37100 50100 1 0 0 generic-power.sym
{
T 37300 50350 5 10 0 1 0 3 1
net=Vprim:1
T 37300 50350 3 8 1 1 0 3 1
description=Vprim
}
C 22200 35300 1 90 0 io-1.sym
{
T 22000 36200 5 10 0 0 90 0 1
net=HKA4:1
T 21600 35500 5 10 0 0 90 0 1
device=none
T 22100 35800 5 8 1 1 90 4 1
value=HKA4
}
C 40400 48400 1 90 0 capacitor-1.sym
{
T 39700 48600 5 10 0 0 90 0 1
device=CAPACITOR
T 39500 48600 5 10 0 0 90 0 1
symversion=0.1
T 40350 48700 5 10 0 1 90 0 1
footprint=C0603
T 40150 48950 5 10 0 1 90 0 1
value=100nF
T 40200 48750 5 10 1 1 90 8 1
refdes=C62
}
N 39800 49300 40200 49300 4
N 40200 48400 39800 48400 4
C 39700 48100 1 0 0 gnd-1.sym
N 39800 50100 39800 50200 4
C 39900 48400 1 90 0 resistor-2.sym
{
T 39550 48800 5 10 0 0 90 0 1
device=RESISTOR
T 39750 48600 5 10 0 1 90 0 1
footprint=C0603
T 39800 48850 5 10 1 1 90 4 1
refdes=R73
T 39650 48650 5 10 1 1 90 0 1
value=10kΩ
}
C 41600 48400 1 90 0 capacitor-1.sym
{
T 40900 48600 5 10 0 0 90 0 1
device=CAPACITOR
T 40700 48600 5 10 0 0 90 0 1
symversion=0.1
T 41550 48700 5 10 0 1 90 0 1
footprint=C0603
T 41350 48950 5 10 0 1 90 0 1
value=100nF
T 41400 48750 5 10 1 1 90 8 1
refdes=C63
}
N 41000 49300 41400 49300 4
C 41300 48100 1 0 0 gnd-1.sym
N 41000 50100 41000 50200 4
C 20800 35300 1 90 0 io-1.sym
{
T 20600 36200 5 10 0 0 90 0 1
net=HKB4:1
T 20200 35500 5 10 0 0 90 0 1
device=none
T 20700 35800 5 8 1 1 90 4 1
value=HKB4
}
C 19700 35300 1 90 0 io-1.sym
{
T 19500 36200 5 10 0 0 90 0 1
net=HKC4:1
T 19100 35500 5 10 0 0 90 0 1
device=none
T 19600 35800 5 8 1 1 90 4 1
value=HKC4
}
C 38700 49300 1 90 0 resistor-2.sym
{
T 38350 49700 5 10 0 0 90 0 1
device=RESISTOR
T 38550 49500 5 10 0 1 90 0 1
footprint=C0603
T 38600 49750 5 10 1 1 90 4 1
refdes=R70
T 38450 49550 5 10 1 1 90 0 1
value=10kΩ
}
C 39900 49300 1 90 0 resistor-2.sym
{
T 39550 49700 5 10 0 0 90 0 1
device=RESISTOR
T 39750 49500 5 10 0 1 90 0 1
footprint=C0603
T 39800 49750 5 10 1 1 90 4 1
refdes=R72
T 39650 49550 5 10 1 1 90 0 1
value=10kΩ
}
C 41100 49300 1 90 0 resistor-2.sym
{
T 40750 49700 5 10 0 0 90 0 1
device=RESISTOR
T 40950 49500 5 10 0 1 90 0 1
footprint=C0603
T 41000 49750 5 10 1 1 90 4 1
refdes=R74
T 40850 49550 5 10 1 1 90 0 1
value=10kΩ
}
C 38400 50100 1 0 0 generic-power.sym
{
T 38600 50350 5 10 0 1 0 3 1
net=Vcore:1
T 38600 50350 3 8 1 1 0 3 1
description=Vcore
}
C 39600 50100 1 0 0 generic-power.sym
{
T 39800 50350 5 10 0 1 0 3 1
net=Vdig:1
T 39800 50350 3 8 1 1 0 3 1
description=Vdig
}
C 40800 50100 1 0 0 generic-power.sym
{
T 41000 50350 5 10 0 1 0 3 1
net=Vpll:1
T 41000 50350 3 8 1 1 0 3 1
description=Vpll
}
C 38700 41300 1 0 1 MS5534C.sym
{
T 38200 42000 5 10 1 1 90 4 1
refdes=U5
T 38000 42000 5 10 1 1 90 4 1
value=MS5534C
T 38100 41900 5 10 0 1 0 4 1
footprint=MS5534C
}
C 37300 42700 1 90 1 generic-power.sym
{
T 37050 42500 5 10 0 1 270 5 1
net=Vpll:1
T 37050 42500 3 8 1 1 270 5 1
description=Vpll
}
C 36900 41400 1 270 1 gnd-1.sym
N 36100 41700 37200 41700 4
{
T 37150 41700 5 5 1 1 0 8 1
netname=P_SCLK
}
N 36100 41900 37200 41900 4
{
T 37150 41900 5 5 1 1 0 8 1
netname=P_DOUT
}
N 36100 42500 36600 42500 4
N 36600 42500 36600 42100 4
N 36600 42100 37200 42100 4
{
T 37150 42100 5 5 1 1 0 8 1
netname=P_DIN
}
N 37200 42300 36800 42300 4
{
T 37150 42300 5 5 1 1 0 8 1
netname=P_MCLK
}
N 36800 42300 36800 43100 4
N 36800 43100 36100 43100 4
N 37300 42500 37200 42500 4
C 40200 47100 1 270 0 linefilter4-1.sym
{
T 41600 46925 5 10 0 0 270 0 1
device=line filter 4
T 41125 47400 5 10 1 1 180 0 1
refdes=L41
T 41200 45800 5 10 1 1 180 0 1
footprint=DLP31D
T 41700 46200 5 10 0 1 180 0 1
value=DLP31DN441ML4L 
}
C 40200 45100 1 270 0 linefilter4-1.sym
{
T 41600 44925 5 10 0 0 270 0 1
device=line filter 4
T 41025 45300 5 10 1 1 180 0 1
refdes=L40
T 41200 43800 5 10 1 1 180 0 1
footprint=DLP31D
T 41700 44200 5 10 0 1 180 0 1
value=DLP31DN441ML4L 
}
C 39800 41900 1 90 0 capacitor-1.sym
{
T 39100 42100 5 10 0 0 90 0 1
device=CAPACITOR
T 38900 42100 5 10 0 0 90 0 1
symversion=0.1
T 39750 42200 5 10 0 1 90 0 1
footprint=C0603
T 39550 42450 5 10 0 1 90 0 1
value=100nF
T 39600 42250 5 10 1 1 90 8 1
refdes=C40
}
C 39500 41700 1 0 0 gnd-1.sym
N 39600 42700 39800 42700 4
{
T 39625 42700 5 5 1 1 0 2 1
netname=DinM
}
C 39400 41900 1 90 0 capacitor-1.sym
{
T 38700 42100 5 10 0 0 90 0 1
device=CAPACITOR
T 38500 42100 5 10 0 0 90 0 1
symversion=0.1
T 39350 42200 5 10 0 1 90 0 1
footprint=C0603
T 39150 42450 5 10 0 1 90 0 1
value=100nF
T 39200 42250 5 10 1 1 90 8 1
refdes=C41
}
C 39100 41700 1 0 0 gnd-1.sym
N 39200 42000 39200 41900 4
N 39600 42800 39600 42700 4
N 39600 41900 39600 42000 4
N 39200 42800 39200 42700 4
N 37800 45100 40200 45100 4
{
T 38300 45150 5 10 1 1 0 0 1
netname=S_IN+F
}
N 38000 44700 40200 44700 4
{
T 38300 44750 5 10 1 1 0 0 1
netname=S_IN-F
}
N 37600 45900 40200 45900 4
{
T 38300 45950 5 10 1 1 0 0 1
netname=S_OUT+F
}
N 37400 46300 40200 46300 4
{
T 38300 46350 5 10 1 1 0 0 1
netname=S_OUT-F
}
N 39200 43600 39200 45100 4
N 39400 43600 39400 44700 4
N 39600 43600 39600 44300 4
N 39800 43600 39800 43900 4
C 22000 50800 1 90 0 linefilter2-1.sym
{
T 20600 50875 5 10 0 0 90 0 1
device=line filter
T 20700 51400 5 10 1 1 180 0 1
refdes=L1
T 20600 52000 5 10 0 1 0 0 1
value=ZJYS81R5-2PL25T
T 20600 51800 5 10 1 1 0 0 1
footprint=ZJYS2P
}
C 20700 50800 1 90 0 generic-power.sym
{
T 20450 51000 5 10 0 1 0 7 1
net=VPRIMR:1
T 20450 51000 3 7 1 1 270 5 1
value=VPRIMR
}
C 20700 51500 1 90 0 generic-power.sym
{
T 20450 51700 3 7 1 1 270 5 1
value=VPRIM
T 20450 51700 5 10 0 1 0 7 1
net=VPRIM:1
}
N 21800 52000 22100 52000 4
N 22100 51000 22000 51000 4
N 20600 51000 20700 51000 4
N 20600 51700 20700 51700 4
N 22000 51700 22000 52000 4
C 34500 51500 1 270 0 resistor-1.sym
{
T 34450 51200 5 10 1 1 0 6 1
refdes=R36
T 34450 50800 5 10 1 1 0 6 1
value=∞Ω
T 34450 51000 5 10 1 1 0 6 1
footprint=C0805
}
N 34600 50700 34600 50600 4
C 38100 52400 1 90 0 resistor-2.sym
{
T 37750 52800 5 10 0 0 90 0 1
device=RESISTOR
T 38000 52850 5 10 1 1 90 4 1
refdes=R37
T 37950 52600 5 10 0 1 90 0 1
footprint=C0603
T 37650 52650 5 10 1 1 90 2 1
value=1kΩ
}
C 38700 52400 1 90 0 capacitor-1.sym
{
T 38000 52600 5 10 0 0 90 0 1
device=CAPACITOR
T 38550 53000 5 10 1 1 90 2 1
refdes=C35
T 37800 52600 5 10 0 0 90 0 1
symversion=0.1
T 38650 52700 5 10 0 1 90 0 1
footprint=C0603
T 38450 52950 5 10 0 1 90 0 1
value=100nF
}
C 38100 51100 1 90 0 resistor-2.sym
{
T 37750 51500 5 10 0 0 90 0 1
device=RESISTOR
T 38000 51550 5 10 1 1 90 4 1
refdes=R38
T 37950 51300 5 10 0 1 90 0 1
footprint=C0603
T 37650 51350 5 10 1 1 90 2 1
value=1kΩ
}
C 38700 51100 1 90 0 capacitor-1.sym
{
T 38000 51300 5 10 0 0 90 0 1
device=CAPACITOR
T 38550 51450 5 10 1 1 90 8 1
refdes=C36
T 37800 51300 5 10 0 0 90 0 1
symversion=0.1
T 38650 51400 5 10 0 1 90 0 1
footprint=C0603
T 38450 51450 5 10 0 1 90 6 1
value=100nF
}
C 38200 51200 1 180 0 vss-1.sym
C 37800 53200 1 0 0 vcc-1.sym
N 38000 51200 38000 51100 4
C 38400 50900 1 0 0 gnd-1.sym
N 38500 51200 38500 51100 4
N 38000 53200 38000 53300 4
C 38600 53500 1 180 0 gnd-1.sym
N 38500 53200 38500 53300 4
C 38500 52600 1 270 0 generic-power.sym
{
T 38750 52400 5 10 0 1 270 3 1
net=VccH:1
T 38750 52400 3 8 1 1 270 3 1
description=VccH
}
C 38500 52200 1 270 0 generic-power.sym
{
T 38750 52000 5 10 0 1 270 3 1
net=VssH:1
T 38750 52000 3 8 1 1 270 3 1
description=VssH
}
N 38500 52000 38000 52000 4
N 38500 52400 38000 52400 4
C 35400 52300 1 180 0 generic-power.sym
{
T 35200 52050 5 10 0 1 180 3 1
net=VssH:1
T 35200 52050 3 8 1 1 180 3 1
description=VssH
}
C 35000 52900 1 0 0 generic-power.sym
{
T 35200 53150 3 8 1 1 0 3 1
description=VccH
T 35200 53150 5 10 0 1 0 3 1
net=VccH:1
}
N 35200 52300 35200 52200 4
N 35200 52900 35200 53000 4
C 30900 51700 1 0 0 generic-power.sym
{
T 31100 51950 3 8 1 1 0 3 1
description=VccH
T 31100 51950 5 10 0 1 0 3 1
net=VccH:1
}
C 31300 51100 1 180 0 generic-power.sym
{
T 31100 50850 5 10 0 1 180 3 1
net=VssH:1
T 31100 50850 3 8 1 1 180 3 1
description=VssH
}
N 31100 51100 31100 51000 4
N 31100 51700 31100 51800 4
C 20400 41800 1 90 0 capacitor-1.sym
{
T 19700 42000 5 10 0 0 90 0 1
device=CAPACITOR
T 19500 42000 5 10 0 0 90 0 1
symversion=0.1
T 20350 42100 5 10 0 1 90 0 1
footprint=C0603
T 20150 42350 5 10 0 1 90 0 1
value=100nF
T 20200 42150 5 10 1 1 90 8 1
refdes=C100
T 20400 42300 5 10 0 1 90 0 1
net=GND:2
T 20200 42350 5 10 1 1 90 2 1
net=Vtiny:1
}
C 20700 41800 1 90 0 capacitor-1.sym
{
T 20000 42000 5 10 0 0 90 0 1
device=CAPACITOR
T 19800 42000 5 10 0 0 90 0 1
symversion=0.1
T 20650 42100 5 10 0 1 90 0 1
footprint=C0603
T 20450 42350 5 10 0 1 90 0 1
value=100nF
T 20500 42150 5 10 1 1 90 8 1
refdes=C101
T 20700 42300 5 10 0 1 90 0 1
net=GND:2
T 20500 42350 5 10 1 1 90 2 1
net=Vtiny:1
}
C 21000 41800 1 90 0 capacitor-1.sym
{
T 20300 42000 5 10 0 0 90 0 1
device=CAPACITOR
T 20100 42000 5 10 0 0 90 0 1
symversion=0.1
T 20950 42100 5 10 0 1 90 0 1
footprint=C0603
T 20750 42350 5 10 0 1 90 0 1
value=100nF
T 20800 42150 5 10 1 1 90 8 1
refdes=C102
T 21000 42300 5 10 0 1 90 0 1
net=GND:2
T 20800 42350 5 10 1 1 90 2 1
net=Vtiny:1
}
C 20000 39900 1 90 0 vcc-1.sym
C 20300 47300 1 90 0 generic-power.sym
{
T 20050 47500 5 10 0 1 90 3 1
net=Vprim:1
T 20050 47500 3 8 1 1 90 3 1
description=Vprim
}
C 18300 42600 1 0 0 header8-2.sym
{
T 18700 43500 5 10 0 0 0 0 1
device=CONNECTOR_2
T 18550 43250 5 10 1 1 0 4 1
refdes=J1
T 17900 41800 5 10 1 1 0 0 1
footprint=HE_100mil_8_2
T 18300 42600 5 10 0 1 0 0 1
value=HE100mil
}
C 18300 42800 1 90 0 generic-power.sym
{
T 18050 43000 3 7 1 1 270 5 1
value=VPRIM
T 18050 43000 5 10 0 1 0 7 1
net=VPRIM:1
}
C 18800 43200 1 270 0 generic-power.sym
{
T 19050 43000 5 10 0 1 180 7 1
net=VPRIMR:1
T 19050 43000 3 7 1 1 90 5 1
value=VPRIMR
}
C 18400 42600 1 0 1 io-1.sym
{
T 17500 42800 5 10 0 0 0 6 1
net=A:1
T 18200 43200 5 10 0 0 0 6 1
device=none
T 17900 42700 5 8 1 1 0 4 1
value=A
}
C 18700 42600 1 0 0 io-1.sym
{
T 19600 42800 5 10 0 0 0 0 1
net=B:1
T 18900 43200 5 10 0 0 0 0 1
device=none
T 19200 42700 5 8 1 1 0 4 1
value=B
}
N 18700 42700 18800 42700 4
N 18400 42700 18300 42700 4
C 18300 42200 1 90 0 generic-power.sym
{
T 18050 42400 5 10 0 1 90 3 1
net=Vtiny:1
T 18050 42400 3 8 1 1 90 3 1
description=Vtiny
}
C 19100 42300 1 90 0 gnd-1.sym
C 18400 42000 1 0 1 io-1.sym
{
T 17500 42200 5 10 0 0 0 6 1
net=ISP:1
T 18200 42600 5 10 0 0 0 6 1
device=none
T 17900 42100 5 8 1 1 0 4 1
value=ISP
}
N 18400 42100 18300 42100 4
C 19100 42000 1 90 0 gnd-1.sym
C 39900 43600 1 180 0 resistors-4.sym
{
T 40300 43300 5 10 0 0 180 0 1
device=RESISTOR
T 39500 43150 5 10 1 1 180 4 1
refdes=R40
T 39500 42950 5 10 1 1 180 4 1
footprint=BCN16
T 39500 43350 5 10 1 1 180 4 1
value=51Ω
}
N 39400 42700 39200 42700 4
{
T 39225 42700 5 5 1 1 0 2 1
netname=SinM
}
N 38200 43900 38200 44100 4
N 38200 43900 40200 43900 4
{
T 38300 43950 5 10 1 1 0 0 1
netname=D_IN-F
}
N 41600 47100 41900 46700 4
N 41600 44700 41900 45100 4
N 41600 43900 41900 44300 4
C 18200 48200 1 90 0 capacitor-1.sym
{
T 17500 48400 5 10 0 0 90 0 1
device=CAPACITOR
T 17300 48400 5 10 0 0 90 0 1
symversion=0.1
T 18150 48500 5 10 0 1 90 0 1
footprint=C0603
T 17950 48750 5 10 0 1 90 0 1
value=100nF
T 18000 48550 5 10 1 1 90 8 1
refdes=C110
T 18200 48700 5 10 0 1 90 0 1
net=GND:2
T 18000 48750 5 10 1 1 90 2 1
net=Vpll:1
}
C 29200 49000 1 0 0 generic-power.sym
{
T 29400 49250 5 10 0 1 0 3 1
net=Vpll:1
T 29400 49250 3 8 1 1 0 3 1
description=Vpll
}
C 31000 49000 1 0 0 generic-power.sym
{
T 31200 49250 5 10 0 1 0 3 1
net=Vpll:1
T 31200 49250 3 8 1 1 0 3 1
description=Vpll
}
C 32600 49000 1 0 0 generic-power.sym
{
T 32800 49250 5 10 0 1 0 3 1
net=Vpll:1
T 32800 49250 3 8 1 1 0 3 1
description=Vpll
}
C 33600 49000 1 0 0 generic-power.sym
{
T 33800 49250 5 10 0 1 0 3 1
net=Vpll:1
T 33800 49250 3 8 1 1 0 3 1
description=Vpll
}
C 18300 48200 1 90 0 capacitor-1.sym
{
T 17600 48400 5 10 0 0 90 0 1
device=CAPACITOR
T 17400 48400 5 10 0 0 90 0 1
symversion=0.1
T 18250 48500 5 10 0 1 90 0 1
footprint=C0603
T 18050 48750 5 10 0 1 90 0 1
value=100nF
T 18100 48550 5 10 1 1 90 8 1
refdes=C111
T 18300 48700 5 10 0 1 90 0 1
net=GND:2
T 18100 48750 5 10 1 1 90 2 1
net=Vpll:1
}
C 18400 48200 1 90 0 capacitor-1.sym
{
T 17700 48400 5 10 0 0 90 0 1
device=CAPACITOR
T 17500 48400 5 10 0 0 90 0 1
symversion=0.1
T 18350 48500 5 10 0 1 90 0 1
footprint=C0603
T 18150 48750 5 10 0 1 90 0 1
value=100nF
T 18200 48550 5 10 1 1 90 8 1
refdes=C112
T 18400 48700 5 10 0 1 90 0 1
net=GND:2
T 18200 48750 5 10 1 1 90 2 1
net=Vpll:1
}
C 18500 48200 1 90 0 capacitor-1.sym
{
T 17800 48400 5 10 0 0 90 0 1
device=CAPACITOR
T 17600 48400 5 10 0 0 90 0 1
symversion=0.1
T 18450 48500 5 10 0 1 90 0 1
footprint=C0603
T 18250 48750 5 10 0 1 90 0 1
value=100nF
T 18300 48550 5 10 1 1 90 8 1
refdes=C113
T 18500 48700 5 10 0 1 90 0 1
net=GND:2
T 18300 48750 5 10 1 1 90 2 1
net=Vpll:1
}
C 18600 48200 1 90 0 capacitor-1.sym
{
T 17900 48400 5 10 0 0 90 0 1
device=CAPACITOR
T 17700 48400 5 10 0 0 90 0 1
symversion=0.1
T 18550 48500 5 10 0 1 90 0 1
footprint=C0603
T 18350 48750 5 10 0 1 90 0 1
value=100nF
T 18400 48550 5 10 1 1 90 8 1
refdes=C114
T 18600 48700 5 10 0 1 90 0 1
net=GND:2
T 18400 48750 5 10 1 1 90 2 1
net=Vpll:1
}
C 18700 48200 1 90 0 capacitor-1.sym
{
T 18000 48400 5 10 0 0 90 0 1
device=CAPACITOR
T 17800 48400 5 10 0 0 90 0 1
symversion=0.1
T 18650 48500 5 10 0 1 90 0 1
footprint=C0603
T 18450 48750 5 10 0 1 90 0 1
value=100nF
T 18500 48550 5 10 1 1 90 8 1
refdes=C115
T 18700 48700 5 10 0 1 90 0 1
net=GND:2
T 18500 48750 5 10 1 1 90 2 1
net=Vpll:1
}
C 18800 48200 1 90 0 capacitor-1.sym
{
T 18100 48400 5 10 0 0 90 0 1
device=CAPACITOR
T 17900 48400 5 10 0 0 90 0 1
symversion=0.1
T 18750 48500 5 10 0 1 90 0 1
footprint=C0603
T 18550 48750 5 10 0 1 90 0 1
value=100nF
T 18800 48700 5 10 0 1 90 0 1
net=GND:2
T 18600 48550 5 10 1 1 90 8 1
refdes=C116
T 18600 48750 5 10 1 1 90 2 1
net=Vpll:1
}
C 18900 48200 1 90 0 capacitor-1.sym
{
T 18200 48400 5 10 0 0 90 0 1
device=CAPACITOR
T 18000 48400 5 10 0 0 90 0 1
symversion=0.1
T 18850 48500 5 10 0 1 90 0 1
footprint=C0603
T 18650 48750 5 10 0 1 90 0 1
value=100nF
T 18900 48700 5 10 0 1 90 0 1
net=GND:2
T 18700 48550 5 10 1 1 90 8 1
refdes=C117
T 18700 48750 5 10 1 1 90 2 1
net=Vpll:1
}
C 19000 48200 1 90 0 capacitor-1.sym
{
T 18300 48400 5 10 0 0 90 0 1
device=CAPACITOR
T 18100 48400 5 10 0 0 90 0 1
symversion=0.1
T 18950 48500 5 10 0 1 90 0 1
footprint=C0603
T 18750 48750 5 10 0 1 90 0 1
value=100nF
T 18800 48550 5 10 1 1 90 8 1
refdes=C118
T 19000 48700 5 10 0 1 90 0 1
net=GND:2
T 18800 48750 5 10 1 1 90 2 1
net=Vpll:1
}
C 19100 48200 1 90 0 capacitor-1.sym
{
T 18400 48400 5 10 0 0 90 0 1
device=CAPACITOR
T 18200 48400 5 10 0 0 90 0 1
symversion=0.1
T 19050 48500 5 10 0 1 90 0 1
footprint=C0603
T 18850 48750 5 10 0 1 90 0 1
value=100nF
T 18900 48550 5 10 1 1 90 8 1
refdes=C119
T 19100 48700 5 10 0 1 90 0 1
net=GND:2
T 18900 48750 5 10 1 1 90 2 1
net=Vpll:1
}
C 19200 48200 1 90 0 capacitor-1.sym
{
T 18500 48400 5 10 0 0 90 0 1
device=CAPACITOR
T 18300 48400 5 10 0 0 90 0 1
symversion=0.1
T 19150 48500 5 10 0 1 90 0 1
footprint=C0603
T 18950 48750 5 10 0 1 90 0 1
value=100nF
T 19200 48700 5 10 0 1 90 0 1
net=GND:2
T 19000 48550 5 10 1 1 90 8 1
refdes=C120
T 19000 48750 5 10 1 1 90 2 1
net=Vpll:1
}
C 19300 48200 1 90 0 capacitor-1.sym
{
T 18600 48400 5 10 0 0 90 0 1
device=CAPACITOR
T 18400 48400 5 10 0 0 90 0 1
symversion=0.1
T 19250 48500 5 10 0 1 90 0 1
footprint=C0603
T 19050 48750 5 10 0 1 90 0 1
value=100nF
T 19300 48700 5 10 0 1 90 0 1
net=GND:2
T 19100 48550 5 10 1 1 90 8 1
refdes=C121
T 19100 48750 5 10 1 1 90 2 1
net=Vpll:1
}
C 18200 47000 1 90 0 capacitor-1.sym
{
T 17500 47200 5 10 0 0 90 0 1
device=CAPACITOR
T 17300 47200 5 10 0 0 90 0 1
symversion=0.1
T 18150 47300 5 10 0 1 90 0 1
footprint=C0603
T 17950 47550 5 10 0 1 90 0 1
value=100nF
T 18000 47350 5 10 1 1 90 8 1
refdes=C130
T 18200 47500 5 10 0 1 90 0 1
net=GND:2
T 18000 47550 5 10 1 1 90 2 1
net=Vio:1
}
C 18300 47000 1 90 0 capacitor-1.sym
{
T 17600 47200 5 10 0 0 90 0 1
device=CAPACITOR
T 17400 47200 5 10 0 0 90 0 1
symversion=0.1
T 18250 47300 5 10 0 1 90 0 1
footprint=C0603
T 18050 47550 5 10 0 1 90 0 1
value=100nF
T 18100 47350 5 10 1 1 90 8 1
refdes=C131
T 18300 47500 5 10 0 1 90 0 1
net=GND:2
T 18100 47550 5 10 1 1 90 2 1
net=Vio:1
}
C 18400 47000 1 90 0 capacitor-1.sym
{
T 17700 47200 5 10 0 0 90 0 1
device=CAPACITOR
T 17500 47200 5 10 0 0 90 0 1
symversion=0.1
T 18350 47300 5 10 0 1 90 0 1
footprint=C0603
T 18150 47550 5 10 0 1 90 0 1
value=100nF
T 18200 47350 5 10 1 1 90 8 1
refdes=C132
T 18400 47500 5 10 0 1 90 0 1
net=GND:2
T 18200 47550 5 10 1 1 90 2 1
net=Vio:1
}
C 18500 47000 1 90 0 capacitor-1.sym
{
T 17800 47200 5 10 0 0 90 0 1
device=CAPACITOR
T 17600 47200 5 10 0 0 90 0 1
symversion=0.1
T 18450 47300 5 10 0 1 90 0 1
footprint=C0603
T 18250 47550 5 10 0 1 90 0 1
value=100nF
T 18500 47500 5 10 0 1 90 0 1
net=GND:2
T 18300 47350 5 10 1 1 90 8 1
refdes=C133
T 18300 47550 5 10 1 1 90 2 1
net=Vio:1
}
C 18600 47000 1 90 0 capacitor-1.sym
{
T 17900 47200 5 10 0 0 90 0 1
device=CAPACITOR
T 17700 47200 5 10 0 0 90 0 1
symversion=0.1
T 18550 47300 5 10 0 1 90 0 1
footprint=C0603
T 18350 47550 5 10 0 1 90 0 1
value=100nF
T 18400 47350 5 10 1 1 90 8 1
refdes=C134
T 18600 47500 5 10 0 1 90 0 1
net=GND:2
T 18400 47550 5 10 1 1 90 2 1
net=Vio:1
}
C 18700 47000 1 90 0 capacitor-1.sym
{
T 18000 47200 5 10 0 0 90 0 1
device=CAPACITOR
T 17800 47200 5 10 0 0 90 0 1
symversion=0.1
T 18650 47300 5 10 0 1 90 0 1
footprint=C0603
T 18450 47550 5 10 0 1 90 0 1
value=100nF
T 18700 47500 5 10 0 1 90 0 1
net=GND:2
T 18500 47350 5 10 1 1 90 8 1
refdes=C135
T 18500 47550 5 10 1 1 90 2 1
net=Vio:1
}
C 18400 49400 1 90 0 capacitor-1.sym
{
T 17700 49600 5 10 0 0 90 0 1
device=CAPACITOR
T 17500 49600 5 10 0 0 90 0 1
symversion=0.1
T 18350 49700 5 10 0 1 90 0 1
footprint=C0603
T 18150 49950 5 10 0 1 90 0 1
value=100nF
T 18200 49750 5 10 1 1 90 8 1
refdes=C152
T 18400 49900 5 10 0 1 90 0 1
net=GND:2
T 18200 49950 5 10 1 1 90 2 1
net=Vcore:1
}
C 18500 49400 1 90 0 capacitor-1.sym
{
T 17800 49600 5 10 0 0 90 0 1
device=CAPACITOR
T 17600 49600 5 10 0 0 90 0 1
symversion=0.1
T 18450 49700 5 10 0 1 90 0 1
footprint=C0603
T 18250 49950 5 10 0 1 90 0 1
value=100nF
T 18300 49750 5 10 1 1 90 8 1
refdes=C153
T 18500 49900 5 10 0 1 90 0 1
net=GND:2
T 18300 49950 5 10 1 1 90 2 1
net=Vcore:1
}
C 18600 49400 1 90 0 capacitor-1.sym
{
T 17900 49600 5 10 0 0 90 0 1
device=CAPACITOR
T 17700 49600 5 10 0 0 90 0 1
symversion=0.1
T 18550 49700 5 10 0 1 90 0 1
footprint=C0603
T 18350 49950 5 10 0 1 90 0 1
value=100nF
T 18600 49900 5 10 0 1 90 0 1
net=GND:2
T 18400 49750 5 10 1 1 90 8 1
refdes=C154
T 18400 49950 5 10 1 1 90 2 1
net=Vcore:1
}
C 18700 49400 1 90 0 capacitor-1.sym
{
T 18000 49600 5 10 0 0 90 0 1
device=CAPACITOR
T 17800 49600 5 10 0 0 90 0 1
symversion=0.1
T 18650 49700 5 10 0 1 90 0 1
footprint=C0603
T 18450 49950 5 10 0 1 90 0 1
value=100nF
T 18700 49900 5 10 0 1 90 0 1
net=GND:2
T 18500 49750 5 10 1 1 90 8 1
refdes=C155
T 18500 49950 5 10 1 1 90 2 1
net=Vcore:1
}
C 18800 49400 1 90 0 capacitor-1.sym
{
T 18100 49600 5 10 0 0 90 0 1
device=CAPACITOR
T 17900 49600 5 10 0 0 90 0 1
symversion=0.1
T 18750 49700 5 10 0 1 90 0 1
footprint=C0603
T 18550 49950 5 10 0 1 90 0 1
value=100nF
T 18800 49900 5 10 0 1 90 0 1
net=GND:2
T 18600 49750 5 10 1 1 90 8 1
refdes=C156
T 18600 49950 5 10 1 1 90 2 1
net=Vcore:1
}
C 18900 49400 1 90 0 capacitor-1.sym
{
T 18200 49600 5 10 0 0 90 0 1
device=CAPACITOR
T 18000 49600 5 10 0 0 90 0 1
symversion=0.1
T 18850 49700 5 10 0 1 90 0 1
footprint=C0603
T 18650 49950 5 10 0 1 90 0 1
value=100nF
T 18900 49900 5 10 0 1 90 0 1
net=GND:2
T 18700 49750 5 10 1 1 90 8 1
refdes=C157
T 18700 49950 5 10 1 1 90 2 1
net=Vcore:1
}
C 19000 49400 1 90 0 capacitor-1.sym
{
T 18300 49600 5 10 0 0 90 0 1
device=CAPACITOR
T 18100 49600 5 10 0 0 90 0 1
symversion=0.1
T 18950 49700 5 10 0 1 90 0 1
footprint=C0603
T 18750 49950 5 10 0 1 90 0 1
value=100nF
T 19000 49900 5 10 0 1 90 0 1
net=GND:2
T 18800 49750 5 10 1 1 90 8 1
refdes=C158
T 18800 49950 5 10 1 1 90 2 1
net=Vcore:1
}
C 19100 49400 1 90 0 capacitor-1.sym
{
T 18400 49600 5 10 0 0 90 0 1
device=CAPACITOR
T 18200 49600 5 10 0 0 90 0 1
symversion=0.1
T 19050 49700 5 10 0 1 90 0 1
footprint=C0603
T 18850 49950 5 10 0 1 90 0 1
value=100nF
T 19100 49900 5 10 0 1 90 0 1
net=GND:2
T 18900 49750 5 10 1 1 90 8 1
refdes=C159
T 18900 49950 5 10 1 1 90 2 1
net=Vcore:1
}
C 19200 49400 1 90 0 capacitor-1.sym
{
T 18500 49600 5 10 0 0 90 0 1
device=CAPACITOR
T 18300 49600 5 10 0 0 90 0 1
symversion=0.1
T 19150 49700 5 10 0 1 90 0 1
footprint=C0603
T 18950 49950 5 10 0 1 90 0 1
value=100nF
T 19200 49900 5 10 0 1 90 0 1
net=GND:2
T 19000 49750 5 10 1 1 90 8 1
refdes=C160
T 19000 49950 5 10 1 1 90 2 1
net=Vcore:1
}
C 19300 49400 1 90 0 capacitor-1.sym
{
T 18600 49600 5 10 0 0 90 0 1
device=CAPACITOR
T 18400 49600 5 10 0 0 90 0 1
symversion=0.1
T 19250 49700 5 10 0 1 90 0 1
footprint=C0603
T 19050 49950 5 10 0 1 90 0 1
value=100nF
T 19300 49900 5 10 0 1 90 0 1
net=GND:2
T 19100 49750 5 10 1 1 90 8 1
refdes=C161
T 19100 49950 5 10 1 1 90 2 1
net=Vcore:1
}
C 19400 49400 1 90 0 capacitor-1.sym
{
T 18700 49600 5 10 0 0 90 0 1
device=CAPACITOR
T 18500 49600 5 10 0 0 90 0 1
symversion=0.1
T 19350 49700 5 10 0 1 90 0 1
footprint=C0603
T 19150 49950 5 10 0 1 90 0 1
value=100nF
T 19400 49900 5 10 0 1 90 0 1
net=GND:2
T 19200 49750 5 10 1 1 90 8 1
refdes=C162
T 19200 49950 5 10 1 1 90 2 1
net=Vcore:1
}
C 19500 49400 1 90 0 capacitor-1.sym
{
T 18800 49600 5 10 0 0 90 0 1
device=CAPACITOR
T 18600 49600 5 10 0 0 90 0 1
symversion=0.1
T 19450 49700 5 10 0 1 90 0 1
footprint=C0603
T 19250 49950 5 10 0 1 90 0 1
value=100nF
T 19500 49900 5 10 0 1 90 0 1
net=GND:2
T 19300 49750 5 10 1 1 90 8 1
refdes=C163
T 19300 49950 5 10 1 1 90 2 1
net=Vcore:1
}
C 19600 49400 1 90 0 capacitor-1.sym
{
T 18900 49600 5 10 0 0 90 0 1
device=CAPACITOR
T 18700 49600 5 10 0 0 90 0 1
symversion=0.1
T 19550 49700 5 10 0 1 90 0 1
footprint=C0603
T 19350 49950 5 10 0 1 90 0 1
value=100nF
T 19600 49900 5 10 0 1 90 0 1
net=GND:2
T 19400 49750 5 10 1 1 90 8 1
refdes=C164
T 19400 49950 5 10 1 1 90 2 1
net=Vcore:1
}
C 19700 49400 1 90 0 capacitor-1.sym
{
T 19000 49600 5 10 0 0 90 0 1
device=CAPACITOR
T 18800 49600 5 10 0 0 90 0 1
symversion=0.1
T 19650 49700 5 10 0 1 90 0 1
footprint=C0603
T 19450 49950 5 10 0 1 90 0 1
value=100nF
T 19700 49900 5 10 0 1 90 0 1
net=GND:2
T 19500 49750 5 10 1 1 90 8 1
refdes=C165
T 19500 49950 5 10 1 1 90 2 1
net=Vcore:1
}
C 19800 49400 1 90 0 capacitor-1.sym
{
T 19100 49600 5 10 0 0 90 0 1
device=CAPACITOR
T 18900 49600 5 10 0 0 90 0 1
symversion=0.1
T 19750 49700 5 10 0 1 90 0 1
footprint=C0603
T 19550 49950 5 10 0 1 90 0 1
value=100nF
T 19800 49900 5 10 0 1 90 0 1
net=GND:2
T 19600 49750 5 10 1 1 90 8 1
refdes=C166
T 19600 49950 5 10 1 1 90 2 1
net=Vcore:1
}
C 19900 49400 1 90 0 capacitor-1.sym
{
T 19200 49600 5 10 0 0 90 0 1
device=CAPACITOR
T 19000 49600 5 10 0 0 90 0 1
symversion=0.1
T 19850 49700 5 10 0 1 90 0 1
footprint=C0603
T 19650 49950 5 10 0 1 90 0 1
value=100nF
T 19900 49900 5 10 0 1 90 0 1
net=GND:2
T 19700 49750 5 10 1 1 90 8 1
refdes=C167
T 19700 49950 5 10 1 1 90 2 1
net=Vcore:1
}
C 18200 49400 1 90 0 capacitor-1.sym
{
T 17500 49600 5 10 0 0 90 0 1
device=CAPACITOR
T 17300 49600 5 10 0 0 90 0 1
symversion=0.1
T 18150 49700 5 10 0 1 90 0 1
footprint=C0603
T 17950 49950 5 10 0 1 90 0 1
value=100nF
T 18000 49750 5 10 1 1 90 8 1
refdes=C150
T 18200 49900 5 10 0 1 90 0 1
net=GND:2
T 18000 49950 5 10 1 1 90 2 1
net=Vcore:1
}
C 18300 49400 1 90 0 capacitor-1.sym
{
T 17600 49600 5 10 0 0 90 0 1
device=CAPACITOR
T 17400 49600 5 10 0 0 90 0 1
symversion=0.1
T 18250 49700 5 10 0 1 90 0 1
footprint=C0603
T 18050 49950 5 10 0 1 90 0 1
value=100nF
T 18100 49750 5 10 1 1 90 8 1
refdes=C151
T 18300 49900 5 10 0 1 90 0 1
net=GND:2
T 18100 49950 5 10 1 1 90 2 1
net=Vcore:1
}
C 20000 50300 1 270 0 capacitor-4.sym
{
T 21100 50100 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 20700 50100 5 10 0 0 270 0 1
symversion=0.1
T 20400 49600 5 10 0 1 90 0 1
footprint=C1206
T 20150 49700 5 10 1 1 90 6 1
refdes=C168
T 20150 50000 5 10 0 1 90 0 1
value=10µF 25V
T 20400 49600 5 10 0 1 90 0 1
net=GND:2
T 20150 50000 5 10 1 1 90 0 1
net=Vcore:1
}
C 20200 50300 1 270 0 capacitor-4.sym
{
T 21300 50100 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 20900 50100 5 10 0 0 270 0 1
symversion=0.1
T 20600 49600 5 10 0 1 90 0 1
footprint=C1206
T 20350 49700 5 10 1 1 90 6 1
refdes=C169
T 20350 50000 5 10 0 1 90 0 1
value=10µF 25V
T 20600 49600 5 10 0 1 90 0 1
net=GND:2
T 20350 50000 5 10 1 1 90 0 1
net=Vcore:1
}
C 20400 50300 1 270 0 capacitor-4.sym
{
T 21500 50100 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 21100 50100 5 10 0 0 270 0 1
symversion=0.1
T 20800 49600 5 10 0 1 90 0 1
footprint=C1206
T 20550 49700 5 10 1 1 90 6 1
refdes=C170
T 20550 50000 5 10 0 1 90 0 1
value=10µF 25V
T 20800 49600 5 10 0 1 90 0 1
net=GND:2
T 20550 50000 5 10 1 1 90 0 1
net=Vcore:1
}
C 20600 50300 1 270 0 capacitor-4.sym
{
T 21700 50100 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 21300 50100 5 10 0 0 270 0 1
symversion=0.1
T 21000 49600 5 10 0 1 90 0 1
footprint=C1206
T 20750 49700 5 10 1 1 90 6 1
refdes=C171
T 20750 50000 5 10 0 1 90 0 1
value=10µF 25V
T 21000 49600 5 10 0 1 90 0 1
net=GND:2
T 20750 50000 5 10 1 1 90 0 1
net=Vcore:1
}
C 19500 49100 1 270 0 capacitor-4.sym
{
T 20600 48900 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 20200 48900 5 10 0 0 270 0 1
symversion=0.1
T 19900 48400 5 10 0 1 90 0 1
footprint=C1206
T 19650 48500 5 10 1 1 90 6 1
refdes=C122
T 19650 48800 5 10 0 1 90 0 1
value=10µF 25V
T 19900 48400 5 10 0 1 90 0 1
net=GND:2
T 19650 48800 5 10 1 1 90 0 1
net=Vpll:1
}
C 19700 49100 1 270 0 capacitor-4.sym
{
T 20800 48900 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 20400 48900 5 10 0 0 270 0 1
symversion=0.1
T 20100 48400 5 10 0 1 90 0 1
footprint=C1206
T 19850 48500 5 10 1 1 90 6 1
refdes=C123
T 19850 48800 5 10 0 1 90 0 1
value=10µF 25V
T 20100 48400 5 10 0 1 90 0 1
net=GND:2
T 19850 48800 5 10 1 1 90 0 1
net=Vpll:1
}
C 19900 49100 1 270 0 capacitor-4.sym
{
T 21000 48900 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 20600 48900 5 10 0 0 270 0 1
symversion=0.1
T 20300 48400 5 10 0 1 90 0 1
footprint=C1206
T 20050 48500 5 10 1 1 90 6 1
refdes=C124
T 20050 48800 5 10 0 1 90 0 1
value=10µF 25V
T 20300 48400 5 10 0 1 90 0 1
net=GND:2
T 20050 48800 5 10 1 1 90 0 1
net=Vpll:1
}
C 20100 49100 1 270 0 capacitor-4.sym
{
T 21200 48900 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 20800 48900 5 10 0 0 270 0 1
symversion=0.1
T 20500 48400 5 10 0 1 90 0 1
footprint=C1206
T 20250 48500 5 10 1 1 90 6 1
refdes=C125
T 20250 48800 5 10 0 1 90 0 1
value=10µF 25V
T 20500 48400 5 10 0 1 90 0 1
net=GND:2
T 20250 48800 5 10 1 1 90 0 1
net=Vpll:1
}
C 19000 47900 1 270 0 capacitor-4.sym
{
T 20100 47700 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 19700 47700 5 10 0 0 270 0 1
symversion=0.1
T 19400 47200 5 10 0 1 90 0 1
footprint=C1206
T 19150 47300 5 10 1 1 90 6 1
refdes=C136
T 19150 47600 5 10 0 1 90 0 1
value=10µF 25V
T 19400 47200 5 10 0 1 90 0 1
net=GND:2
T 19150 47600 5 10 1 1 90 0 1
net=Vio:1
}
C 19200 47900 1 270 0 capacitor-4.sym
{
T 20300 47700 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 19900 47700 5 10 0 0 270 0 1
symversion=0.1
T 19600 47200 5 10 0 1 90 0 1
footprint=C1206
T 19350 47300 5 10 1 1 90 6 1
refdes=C137
T 19350 47600 5 10 0 1 90 0 1
value=10µF 25V
T 19600 47200 5 10 0 1 90 0 1
net=GND:2
T 19350 47600 5 10 1 1 90 0 1
net=Vio:1
}
C 27400 45200 1 270 0 gnd-1.sym
C 27600 44600 1 270 0 gnd-1.sym
C 27400 44200 1 270 0 gnd-1.sym
N 27900 44500 27700 44500 4
C 27700 45100 1 90 0 generic-power.sym
{
T 27450 45300 5 10 0 1 90 3 1
net=Vio:1
T 27450 45300 3 8 1 1 90 3 1
description=Vio
}
C 27700 44500 1 90 0 generic-power.sym
{
T 27450 44700 5 10 0 1 90 3 1
net=Vio:1
T 27450 44700 3 8 1 1 90 3 1
description=Vio
}
C 20300 49100 1 270 0 capacitor-4.sym
{
T 21400 48900 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 21000 48900 5 10 0 0 270 0 1
symversion=0.1
T 20700 48400 5 10 0 1 90 0 1
footprint=C1206
T 20450 48500 5 10 1 1 90 6 1
refdes=C126
T 20450 48800 5 10 0 1 90 0 1
value=10µF 25V
T 20700 48400 5 10 0 1 90 0 1
net=GND:2
T 20450 48800 5 10 1 1 90 0 1
net=Vpll:1
}
C 20500 49100 1 270 0 capacitor-4.sym
{
T 21600 48900 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 21200 48900 5 10 0 0 270 0 1
symversion=0.1
T 20900 48400 5 10 0 1 90 0 1
footprint=C1206
T 20650 48500 5 10 1 1 90 6 1
refdes=C127
T 20650 48800 5 10 0 1 90 0 1
value=10µF 25V
T 20900 48400 5 10 0 1 90 0 1
net=GND:2
T 20650 48800 5 10 1 1 90 0 1
net=Vpll:1
}
C 18800 47000 1 90 0 capacitor-1.sym
{
T 18100 47200 5 10 0 0 90 0 1
device=CAPACITOR
T 17900 47200 5 10 0 0 90 0 1
symversion=0.1
T 18750 47300 5 10 0 1 90 0 1
footprint=C0603
T 18550 47550 5 10 0 1 90 0 1
value=100nF
T 18800 47500 5 10 0 1 90 0 1
net=GND:2
T 18600 47350 5 10 1 1 90 8 1
refdes=C138
T 18600 47550 5 10 1 1 90 2 1
net=Vio:1
}
C 27800 41800 1 0 1 PIN1.sym
{
T 27500 42100 5 10 1 1 0 4 1
refdes=P31
T 27500 42100 5 10 0 0 0 0 1
net=P31:1
T 27700 42200 5 5 0 1 0 6 1
footprint=PAD
}
C 27800 41600 1 0 1 PIN1.sym
{
T 27500 41900 5 10 1 1 0 4 1
refdes=P32
T 27500 41900 5 10 0 0 0 0 1
net=P32:1
T 27700 42000 5 5 0 1 0 6 1
footprint=PAD
}
C 27800 41400 1 0 1 PIN1.sym
{
T 27500 41700 5 10 1 1 0 4 1
refdes=P33
T 27500 41700 5 10 0 0 0 0 1
net=P33:1
T 27700 41800 5 5 0 1 0 6 1
footprint=PAD
}
C 27800 42400 1 0 1 PIN1.sym
{
T 27500 42700 5 10 1 1 0 4 1
refdes=P28
T 27500 42700 5 10 0 0 0 0 1
net=P28:1
T 27700 42800 5 5 0 1 0 6 1
footprint=PAD
}
C 27800 43400 1 0 1 PIN1.sym
{
T 27500 43700 5 10 1 1 0 4 1
refdes=P23
T 27700 43800 5 5 0 1 0 6 1
footprint=PAD
}
C 27800 43200 1 0 1 PIN1.sym
{
T 27500 43500 5 10 1 1 0 4 1
refdes=P24
T 27700 43600 5 5 0 1 0 6 1
footprint=PAD
}
C 27800 43000 1 0 1 PIN1.sym
{
T 27500 43300 5 10 1 1 0 4 1
refdes=P25
T 27700 43400 5 5 0 1 0 6 1
footprint=PAD
}
N 27300 43300 27700 43300 4
C 27800 46800 1 0 1 PIN1.sym
{
T 27500 47100 5 10 1 1 0 4 1
refdes=P6
T 27500 47100 5 10 0 0 0 0 1
net=P6:1
T 27700 47200 5 5 0 1 0 6 1
footprint=PIN
}
C 27800 46600 1 0 1 PIN1.sym
{
T 27500 46900 5 10 1 1 0 4 1
refdes=P7
T 27500 46900 5 10 0 0 0 0 1
net=P7:1
T 27700 47000 5 5 0 1 0 6 1
footprint=PIN
}
C 28100 48700 1 270 1 PIN1.sym
{
T 28400 49000 5 10 1 1 270 4 1
refdes=P144
T 28400 49000 5 10 0 0 0 0 1
net=P144:1
T 28500 48800 5 5 0 1 270 6 1
footprint=PIN
}
C 28300 48700 1 270 1 PIN1.sym
{
T 28600 49000 5 10 1 1 270 4 1
refdes=P143
T 28600 49000 5 10 0 0 0 0 1
net=P143:1
T 28700 48800 5 5 0 1 270 6 1
footprint=PIN
}
C 28500 48700 1 270 1 PIN1.sym
{
T 28800 49000 5 10 1 1 270 4 1
refdes=P142
T 28800 49000 5 10 0 0 0 0 1
net=P142:1
T 28900 48800 5 5 0 1 270 6 1
footprint=PIN
}
C 28700 48700 1 270 1 PIN1.sym
{
T 29000 49000 5 10 1 1 270 4 1
refdes=P141
T 29000 49000 5 10 0 0 0 0 1
net=P141:1
T 29100 48800 5 5 0 1 270 6 1
footprint=PIN
}
C 29500 48700 1 270 1 PIN1.sym
{
T 29800 49000 5 10 1 1 270 4 1
refdes=P137
T 29800 49000 5 10 0 0 0 0 1
net=P137:1
T 29900 48800 5 5 0 1 270 6 1
footprint=PIN
}
C 29700 48700 1 270 1 PIN1.sym
{
T 30000 49000 5 10 1 1 270 4 1
refdes=P136
T 30000 49000 5 10 0 0 0 0 1
net=P136:1
T 30100 48800 5 5 0 1 270 6 1
footprint=PIN
}
C 29900 48700 1 270 1 PIN1.sym
{
T 30200 49000 5 10 1 1 270 4 1
refdes=P135
T 30200 49000 5 10 0 0 0 0 1
net=P135:1
T 30300 48800 5 5 0 1 270 6 1
footprint=PIN
}
C 30300 48700 1 270 1 PIN1.sym
{
T 30600 49000 5 10 1 1 270 4 1
refdes=P133
T 30600 49000 5 10 0 0 0 0 1
net=P133:1
T 30700 48800 5 5 0 1 270 6 1
footprint=PIN
}
C 30500 48700 1 270 1 PIN1.sym
{
T 30800 49000 5 10 1 1 270 4 1
refdes=P132
T 30800 49000 5 10 0 0 0 0 1
net=P132:1
T 30900 48800 5 5 0 1 270 6 1
footprint=PIN
}
N 31400 49100 31400 48800 4
C 31100 48700 1 270 1 PIN1.sym
{
T 31400 49000 5 10 1 1 270 4 1
refdes=P129
T 31500 48800 5 5 0 1 270 6 1
footprint=PIN
}
C 31300 48700 1 270 1 PIN1.sym
{
T 31600 49000 5 10 1 1 270 4 1
refdes=P128
T 31700 48800 5 5 0 1 270 6 1
footprint=PIN
}
C 31500 48700 1 270 1 PIN1.sym
{
T 31800 49000 5 10 1 1 270 4 1
refdes=P127
T 31900 48800 5 5 0 1 270 6 1
footprint=PIN
}
C 31700 48700 1 270 1 PIN1.sym
{
T 32000 49000 5 10 1 1 270 4 1
refdes=P126
T 32100 48800 5 5 0 1 270 6 1
footprint=PIN
}
C 31900 48700 1 270 1 PIN1.sym
{
T 32200 49000 5 10 1 1 270 4 1
refdes=P125
T 32200 49000 5 10 0 0 0 0 1
net=P125:1
T 32300 48800 5 5 0 1 270 6 1
footprint=PIN
}
C 32700 48700 1 270 1 PIN1.sym
{
T 33000 49000 5 10 1 1 270 4 1
refdes=P121
T 33000 49000 5 10 0 0 0 0 1
net=P121:1
T 33100 48800 5 5 0 1 270 6 1
footprint=PIN
}
C 32900 48700 1 270 1 PIN1.sym
{
T 33200 49000 5 10 1 1 270 4 1
refdes=P120
T 33200 49000 5 10 0 0 0 0 1
net=P120:1
T 33300 48800 5 5 0 1 270 6 1
footprint=PIN
}
C 33100 48700 1 270 1 PIN1.sym
{
T 33400 49000 5 10 1 1 270 4 1
refdes=P119
T 33400 49000 5 10 0 0 0 0 1
net=P119:1
T 33500 48800 5 5 0 1 270 6 1
footprint=PIN
}
C 34700 48700 1 270 1 PIN1.sym
{
T 35000 49000 5 10 1 1 270 4 1
refdes=P111
T 35000 49000 5 10 0 0 0 0 1
net=P111:1
T 35100 48800 5 5 0 1 270 6 1
footprint=PIN
}
C 34500 48700 1 270 1 PIN1.sym
{
T 34800 49000 5 10 1 1 270 4 1
refdes=P112
T 34800 49000 5 10 0 0 0 0 1
net=P112:1
T 34900 48800 5 5 0 1 270 6 1
footprint=PIN
}
C 34300 48700 1 270 1 PIN1.sym
{
T 34600 49000 5 10 1 1 270 4 1
refdes=P113
T 34600 49000 5 10 0 0 0 0 1
net=P113:1
T 34700 48800 5 5 0 1 270 6 1
footprint=PIN
}
C 34100 48700 1 270 1 PIN1.sym
{
T 34400 49000 5 10 1 1 270 4 1
refdes=P114
T 34400 49000 5 10 0 0 0 0 1
net=P114:1
T 34500 48800 5 5 0 1 270 6 1
footprint=PIN
}
C 33900 48700 1 270 1 PIN1.sym
{
T 34200 49000 5 10 1 1 270 4 1
refdes=P115
T 34200 49000 5 10 0 0 0 0 1
net=P115:1
T 34300 48800 5 5 0 1 270 6 1
footprint=PIN
}
C 36000 48000 1 180 1 PIN1.sym
{
T 36300 47700 5 10 1 1 180 4 1
refdes=P106
T 36300 47700 5 10 0 0 0 0 1
net=P106:1
T 36100 47600 5 5 0 1 180 6 1
footprint=PIN
}
C 36000 47800 1 180 1 PIN1.sym
{
T 36300 47500 5 10 1 1 180 4 1
refdes=P105
T 36300 47500 5 10 0 0 0 0 1
net=P105:1
T 36100 47400 5 5 0 1 180 6 1
footprint=PIN
}
C 35500 40500 1 90 1 PIN1.sym
{
T 35200 40200 5 10 1 1 90 4 1
refdes=P71
T 35200 40200 5 10 0 0 0 0 1
net=P71:1
T 35100 40400 5 5 0 1 90 6 1
footprint=PIN
}
C 35700 40500 1 90 1 PIN1.sym
{
T 35400 40200 5 10 1 1 90 4 1
refdes=P72
T 35400 40200 5 10 0 0 0 0 1
net=P72:1
T 35300 40400 5 5 0 1 90 6 1
footprint=PIN
}
C 27800 48600 1 0 1 PIN1.sym
{
T 27500 48900 5 10 1 1 0 4 1
refdes=PG1
T 27700 49000 5 5 0 1 0 6 1
footprint=PIN
}
C 28000 48800 1 90 0 gnd-1.sym
C 27800 48400 1 0 1 PIN1.sym
{
T 27500 48700 5 10 1 1 0 4 1
refdes=PG2
T 27700 48800 5 5 0 1 0 6 1
footprint=PIN
}
C 28000 48600 1 90 0 gnd-1.sym
C 29900 39600 1 180 0 resistors-4.sym
{
T 30300 39300 5 10 0 0 180 0 1
device=RESISTOR
T 29500 39150 5 10 1 1 180 4 1
refdes=R1
T 29500 38950 5 10 1 1 180 4 1
footprint=BCN16
T 29500 39350 5 10 1 1 180 4 1
value=100Ω
}
N 28800 39600 29200 39600 4
C 31300 39600 1 180 0 resistors-4.sym
{
T 31700 39300 5 10 0 0 180 0 1
device=RESISTOR
T 30900 39150 5 10 1 1 180 4 1
refdes=R2
T 30900 38950 5 10 1 1 180 4 1
footprint=BCN16
T 30900 39350 5 10 1 1 180 4 1
value=100Ω
}
N 30200 39600 30600 39600 4
C 33300 39600 1 180 0 resistors-4.sym
{
T 33700 39300 5 10 0 0 180 0 1
device=RESISTOR
T 32900 39150 5 10 1 1 180 4 1
refdes=R3
T 32900 38950 5 10 1 1 180 4 1
footprint=BCN16
T 32900 39350 5 10 1 1 180 4 1
value=100Ω
}
C 34900 39600 1 180 0 resistors-4.sym
{
T 35300 39300 5 10 0 0 180 0 1
device=RESISTOR
T 34500 39150 5 10 1 1 180 4 1
refdes=R4
T 34500 38950 5 10 1 1 180 4 1
footprint=BCN16
T 34500 39350 5 10 1 1 180 4 1
value=100Ω
}
N 29600 39600 29600 40400 4
{
T 29575 40400 5 5 1 1 90 6 1
netname=DOUTDp
}
N 31000 39600 31000 40400 4
{
T 30975 40400 5 5 1 1 90 6 1
netname=DOUTCp
}
N 33200 39600 34000 39600 4
C 47200 37400 1 0 1 DB37-1.sym
{
T 45800 37250 5 10 0 0 180 6 1
device=DB37
T 46500 49000 5 10 1 1 0 3 1
refdes=CONN1
T 47300 47200 5 10 1 1 90 3 1
footprint=OmneVSM37
T 46700 37300 5 10 1 1 0 0 1
net=GND:0
T 47300 47900 5 10 1 1 90 0 1
value=A29200-037
}
C 45900 41400 1 180 0 io-1.sym
{
T 45000 41200 5 10 0 0 180 0 1
net=SA0:1
T 45700 40800 5 10 0 0 180 0 1
device=none
T 45400 41300 5 8 1 1 180 4 1
value=SA0
}
C 45900 40800 1 180 0 io-1.sym
{
T 45000 40600 5 10 0 0 180 0 1
net=SA1:1
T 45700 40200 5 10 0 0 180 0 1
device=none
T 45400 40700 5 8 1 1 180 4 1
value=SA1
}
C 45900 40200 1 180 0 io-1.sym
{
T 45000 40000 5 10 0 0 180 0 1
net=SA2:1
T 45700 39600 5 10 0 0 180 0 1
device=none
T 45400 40100 5 8 1 1 180 4 1
value=SA2
}
C 45900 38400 1 180 0 io-1.sym
{
T 45000 38200 5 10 0 0 180 0 1
net=SB0:1
T 45700 37800 5 10 0 0 180 0 1
device=none
T 45400 38300 5 8 1 1 180 4 1
value=SB0
}
C 45900 37800 1 180 0 io-1.sym
{
T 45000 37600 5 10 0 0 180 0 1
net=SB1:1
T 45700 37200 5 10 0 0 180 0 1
device=none
T 45400 37700 5 8 1 1 180 4 1
value=SB1
}
C 45900 39000 1 180 0 io-1.sym
{
T 45000 38800 5 10 0 0 180 0 1
net=SB2:1
T 45700 38400 5 10 0 0 180 0 1
device=none
T 45400 38900 5 8 1 1 180 4 1
value=SB2
}
C 45900 39600 1 180 0 io-1.sym
{
T 45000 39400 5 10 0 0 180 0 1
net=SC0:1
T 45700 39000 5 10 0 0 180 0 1
device=none
T 45400 39500 5 8 1 1 180 4 1
value=SC0
}
C 45900 44400 1 180 0 io-1.sym
{
T 45000 44200 5 10 0 0 180 0 1
net=SC1:1
T 45700 43800 5 10 0 0 180 0 1
device=none
T 45400 44300 5 8 1 1 180 4 1
value=SC1
}
C 45900 43200 1 180 0 io-1.sym
{
T 45000 43000 5 10 0 0 180 0 1
net=SC2:1
T 45700 42600 5 10 0 0 180 0 1
device=none
T 45400 43100 5 8 1 1 180 4 1
value=SC2
}
C 45900 42000 1 180 0 io-1.sym
{
T 45000 41800 5 10 0 0 180 0 1
net=SD0:1
T 45700 41400 5 10 0 0 180 0 1
device=none
T 45400 41900 5 8 1 1 180 4 1
value=SD0
}
C 45900 42600 1 180 0 io-1.sym
{
T 45000 42400 5 10 0 0 180 0 1
net=SD1:1
T 45700 42000 5 10 0 0 180 0 1
device=none
T 45400 42500 5 8 1 1 180 4 1
value=SD1
}
C 45900 43800 1 180 0 io-1.sym
{
T 45000 43600 5 10 0 0 180 0 1
net=SD2:1
T 45700 43200 5 10 0 0 180 0 1
device=none
T 45400 43700 5 8 1 1 180 4 1
value=SD2
}
C 45600 38100 1 270 0 gnd-1.sym
C 45600 38700 1 270 0 gnd-1.sym
C 45600 39300 1 270 0 gnd-1.sym
C 45600 39900 1 270 0 gnd-1.sym
C 45600 40500 1 270 0 gnd-1.sym
C 45600 41100 1 270 0 gnd-1.sym
C 45600 41700 1 270 0 gnd-1.sym
C 45600 42300 1 270 0 gnd-1.sym
C 45600 42900 1 270 0 gnd-1.sym
C 45600 43500 1 270 0 gnd-1.sym
C 45600 44100 1 270 0 gnd-1.sym
C 45600 44700 1 270 0 gnd-1.sym
C 45600 45900 1 270 0 gnd-1.sym
C 45600 46500 1 270 0 gnd-1.sym
C 45900 48300 1 90 0 generic-power.sym
{
T 45650 48500 5 10 0 1 0 7 1
net=Vbias:1
T 45650 48500 3 7 1 1 90 3 1
value=Vbias
}
C 45900 47700 1 90 0 generic-power.sym
{
T 45650 47900 5 10 0 1 90 3 1
net=Vfet:1
T 45650 47900 3 8 1 1 90 3 1
description=Vfet
}
C 45900 46500 1 90 0 generic-power.sym
{
T 45650 46700 5 10 0 1 90 3 1
net=VccP:1
T 45650 46700 3 8 1 1 90 3 1
description=VccP
}
C 45900 45900 1 90 0 generic-power.sym
{
T 45650 46100 5 10 0 1 90 3 1
net=VssP:1
T 45650 46100 3 8 1 1 90 3 1
description=VssP
}
C 45600 48300 1 270 0 gnd-1.sym
C 45600 47100 1 270 0 gnd-1.sym
C 45900 45300 1 180 0 io-1.sym
{
T 45000 45100 5 10 0 0 180 0 1
net=HKA7:1
T 45700 44700 5 10 0 0 180 0 1
device=none
T 45400 45200 5 8 1 1 180 4 1
value=HKA7
}
C 45900 45000 1 180 0 io-1.sym
{
T 45000 44800 5 10 0 0 180 0 1
net=HKB7:1
T 45700 44400 5 10 0 0 180 0 1
device=none
T 45400 44900 5 8 1 1 180 4 1
value=HKB7
}
C 45900 45600 1 180 0 io-1.sym
{
T 45000 45400 5 10 0 0 180 0 1
net=HKC7:1
T 45700 45000 5 10 0 0 180 0 1
device=none
T 45400 45500 5 8 1 1 180 4 1
value=HKC7
}
C 45900 47100 1 90 0 generic-power.sym
{
T 45650 47300 5 10 0 1 90 3 1
net=Vfet:1
T 45650 47300 3 8 1 1 90 3 1
description=Vfet
}
C 45600 47700 1 270 0 gnd-1.sym
N 31600 50700 31600 50500 4
C 31700 51300 1 0 0 resistor-2.sym
{
T 32100 51650 5 10 0 0 0 0 1
device=RESISTOR
T 31900 51450 5 10 0 1 0 0 1
footprint=C0603
T 32150 51400 5 10 1 1 0 4 1
refdes=R39
T 31950 51550 5 10 1 1 0 0 1
value=0Ω
}
N 32600 51400 32500 51400 4
N 31600 51400 31700 51400 4
{
T 31500 51450 5 5 1 1 0 0 1
netname=hka3j
}
C 18000 46700 1 270 0 capacitor-4.sym
{
T 19100 46500 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 18700 46500 5 10 0 0 270 0 1
symversion=0.1
T 18400 46000 5 10 0 1 90 0 1
footprint=C1206
T 18150 46100 5 10 1 1 90 6 1
refdes=C140
T 18150 46400 5 10 0 1 90 0 1
value=10µF 25V
T 18400 46000 5 10 0 1 90 0 1
net=GND:2
T 18150 46400 5 10 1 1 90 0 1
net=Vadc:1
}
C 18200 46700 1 270 0 capacitor-4.sym
{
T 19300 46500 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 18900 46500 5 10 0 0 270 0 1
symversion=0.1
T 18600 46000 5 10 0 1 90 0 1
footprint=C1206
T 18350 46100 5 10 1 1 90 6 1
refdes=C141
T 18350 46400 5 10 0 1 90 0 1
value=10µF 25V
T 18600 46000 5 10 0 1 90 0 1
net=GND:2
T 18350 46400 5 10 1 1 90 0 1
net=Vadc:1
}
C 41500 49300 1 90 0 io-1.sym
{
T 41300 50200 5 10 0 0 90 0 1
net=HKD4:1
T 40900 49500 5 10 0 0 90 0 1
device=none
T 41400 49800 5 8 1 1 90 4 1
value=HKD4
}
C 21500 36100 1 0 0 generic-power.sym
{
T 21700 36350 5 10 0 1 0 3 1
net=VccP:1
T 21700 36350 3 8 1 1 0 3 1
description=VccP
}
C 45000 35000 1 90 0 PIN.sym
{
T 44700 35500 5 8 1 1 0 4 1
refdes=BOARD
T 44700 35550 5 5 1 1 180 5 1
footprint=qsat60x80
T 44800 35000 5 10 1 1 0 0 1
value=thhor_crs_v01
}
C 44600 34800 1 0 0 gnd-1.sym
C 42600 52500 1 270 0 capacitor-4.sym
{
T 43700 52300 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 43300 52300 5 10 0 0 270 0 1
symversion=0.1
T 42650 52000 5 10 1 1 0 0 1
refdes=C23
T 42600 51600 5 10 0 1 0 0 1
footprint=EIA7343
T 42600 51800 5 10 0 1 0 0 1
value=220µF 16V
}
C 44100 51500 1 0 0 gnd-1.sym
C 44000 52500 1 270 0 capacitor-4.sym
{
T 45100 52300 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 44700 52300 5 10 0 0 270 0 1
symversion=0.1
T 44050 52000 5 10 1 1 0 0 1
refdes=C20
T 43300 53000 5 10 1 1 0 0 1
footprint=EIA7343
T 43300 53200 5 10 1 1 0 0 1
value=220µF 16V
}
T 44450 52500 3 8 1 1 270 3 1
description=Vdig
C 44000 52500 1 0 0 generic-power.sym
{
T 44200 52750 5 10 0 1 0 3 1
net=Vdig:1
T 44200 52750 3 8 1 1 0 3 1
description=Vdig
}
C 42700 51500 1 0 0 gnd-1.sym
N 43500 51800 43500 51600 4
N 42800 51800 42800 51600 4
C 42600 52500 1 0 0 vcc-1.sym
C 43300 52500 1 0 0 vss-1.sym
C 42700 50800 1 270 0 capacitor-4.sym
{
T 43800 50600 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 43400 50600 5 10 0 0 270 0 1
symversion=0.1
T 43300 49800 5 10 1 1 180 0 1
footprint=C1206
T 42850 50200 5 10 1 1 90 6 1
refdes=C25
T 43100 49450 5 10 1 1 0 3 1
value=10µF 25V
T 43100 50100 5 10 0 1 90 0 1
net=GND:2
T 42850 50500 5 10 1 1 90 0 1
net=VccS:1
}
C 43000 50800 1 270 0 capacitor-4.sym
{
T 44100 50600 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 43700 50600 5 10 0 0 270 0 1
symversion=0.1
T 43600 49800 5 10 0 1 180 0 1
footprint=C1206
T 43150 50200 5 10 1 1 90 6 1
refdes=C26
T 43400 49450 5 10 0 1 0 3 1
value=10µF 25V
T 43400 50100 5 10 0 1 90 0 1
net=GND:2
T 43150 50500 5 10 1 1 90 0 1
net=VccS:1
}
C 43300 50800 1 270 0 capacitor-4.sym
{
T 44400 50600 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 44000 50600 5 10 0 0 270 0 1
symversion=0.1
T 43900 49800 5 10 0 1 180 0 1
footprint=C1206
T 43450 50200 5 10 1 1 90 6 1
refdes=C27
T 43700 49450 5 10 0 1 0 3 1
value=10µF 25V
T 43700 50100 5 10 0 1 90 0 1
net=GND:2
T 43450 50500 5 10 1 1 90 0 1
net=VccS:1
}
C 43800 50800 1 270 0 capacitor-4.sym
{
T 44900 50600 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 44500 50600 5 10 0 0 270 0 1
symversion=0.1
T 44400 49800 5 10 0 1 180 0 1
footprint=C1206
T 43950 50200 5 10 1 1 90 6 1
refdes=C28
T 44200 49450 5 10 0 1 0 3 1
value=10µF 25V
T 44200 50100 5 10 0 1 90 0 1
net=GND:1
T 43950 50500 5 10 1 1 90 0 1
net=VssS:2
}
C 44100 50800 1 270 0 capacitor-4.sym
{
T 45200 50600 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 44800 50600 5 10 0 0 270 0 1
symversion=0.1
T 44700 49800 5 10 0 1 180 0 1
footprint=C1206
T 44250 50200 5 10 1 1 90 6 1
refdes=C29
T 44500 49450 5 10 0 1 0 3 1
value=10µF 25V
T 44500 50100 5 10 0 1 90 0 1
net=GND:1
T 44250 50500 5 10 1 1 90 0 1
net=VssS:2
}
C 44400 50800 1 270 0 capacitor-4.sym
{
T 45500 50600 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 45100 50600 5 10 0 0 270 0 1
symversion=0.1
T 45000 49800 5 10 0 1 180 0 1
footprint=C1206
T 44550 50200 5 10 1 1 90 6 1
refdes=C37
T 44800 49450 5 10 0 1 0 3 1
value=10µF 25V
T 44800 50100 5 10 0 1 90 0 1
net=GND:1
T 44550 50500 5 10 1 1 90 0 1
net=VssS:2
}
C 46100 50800 1 270 0 capacitor-4.sym
{
T 47200 50600 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 46800 50600 5 10 0 0 270 0 1
symversion=0.1
T 46700 49800 5 10 0 1 180 0 1
footprint=C1206
T 46250 50200 5 10 1 1 90 6 1
refdes=C42
T 46500 49450 5 10 0 1 0 3 1
value=10µF 25V
T 46500 50100 5 10 0 1 90 0 1
net=GND:1
T 46250 50500 5 10 1 1 90 0 1
net=VssP:2
}
C 45100 50800 1 270 0 capacitor-4.sym
{
T 46200 50600 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 45800 50600 5 10 0 0 270 0 1
symversion=0.1
T 45700 49800 5 10 0 1 180 0 1
footprint=C1206
T 45250 50200 5 10 1 1 90 6 1
refdes=C38
T 45500 49450 5 10 0 1 0 3 1
value=10µF 25V
T 45500 50100 5 10 0 1 90 0 1
net=GND:2
T 45250 50500 5 10 1 1 90 0 1
net=Vfet:1
}
C 45600 50800 1 270 0 capacitor-4.sym
{
T 46700 50600 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 46300 50600 5 10 0 0 270 0 1
symversion=0.1
T 46200 49800 5 10 0 1 180 0 1
footprint=C1206
T 45750 50200 5 10 1 1 90 6 1
refdes=C39
T 46000 49450 5 10 0 1 0 3 1
value=10µF 25V
T 46000 50100 5 10 0 1 90 0 1
net=GND:2
T 45750 50500 5 10 1 1 90 0 1
net=VccP:1
}
T 36500 47500 9 8 1 0 0 1 1
not with LVDS
C 26300 45400 1 0 0 and-gate.sym
{
T 27000 46300 5 10 0 0 0 0 1
device=74X1G08
T 26750 45900 5 10 1 1 0 4 1
refdes=U6
T 27000 47300 5 10 0 0 0 0 1
footprint=SC70_5
T 26300 45400 5 10 0 1 0 0 1
net=Vtiny:5
T 26300 45200 5 10 0 1 0 0 1
net=GND:3
T 26750 46300 5 7 1 1 0 6 1
value=SN74AUP1G08DCK
}
N 27700 45900 27100 45900 4
{
T 27700 45950 5 5 1 1 0 6 1
netname=DCLK
}
N 27700 46100 27400 46100 4
N 27400 46100 27400 45900 4
C 26600 45600 1 0 1 io-1.sym
{
T 25700 45800 5 10 0 0 0 6 1
net=SCK:1
T 26400 46200 5 10 0 0 0 6 1
device=none
T 26100 45700 5 8 1 1 0 4 1
value=SCK
}
C 26600 46000 1 0 1 io-1.sym
{
T 25700 46200 5 10 0 0 0 6 1
net=nCS:1
T 26400 46600 5 10 0 0 0 6 1
device=none
T 26100 46100 5 8 1 1 0 4 1
value=nCS
}
N 26400 46100 26600 46100 4
N 26400 45700 26600 45700 4
C 24900 44300 1 0 0 io-1.sym
{
T 25800 44500 5 10 0 0 0 0 1
net=TxE:1
T 25100 44900 5 10 0 0 0 0 1
device=none
T 25400 44400 5 8 1 1 0 4 1
value=TxE
}
C 21500 43700 1 0 0 io-1.sym
{
T 22400 43900 5 10 0 0 0 0 1
net=TxE:1
T 21700 44300 5 10 0 0 0 0 1
device=none
T 22000 43800 5 8 1 1 0 4 1
value=TxE
}
C 34800 50700 1 180 0 generic-power.sym
{
T 34600 50450 5 10 0 1 180 3 1
net=VssH:1
T 34600 50450 3 8 1 1 180 3 1
description=VssH
}